Patents by Inventor Ming-Ju Lee
Ming-Ju Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11991824Abstract: A circuit board structure includes a first sub-circuit board, a second sub-circuit board, and a third sub-circuit board. The first sub-circuit board has an upper surface and a lower surface opposite to each other, and includes at least one first conductive through hole. The second sub-circuit board is disposed on the upper surface of the first sub-circuit board and includes at least one second conductive through hole. The third sub-circuit board is disposed on the lower surface of the first sub-circuit board and includes at least one third conductive through hole. At least two of the first conductive through hole, the second conductive through hole, and the third conductive through hole are alternately arranged in an axial direction perpendicular to an extending direction of the first sub-circuit board. The first, second and third sub-circuit boards are electrically connected to one another.Type: GrantFiled: September 26, 2021Date of Patent: May 21, 2024Assignee: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Cheng-Ta Ko, Pu-Ju Lin, Chi-Hai Kuo, Shao-Chien Lee, Ming-Ru Chen, Cheng-Chung Lo
-
Publication number: 20240139301Abstract: The disclosure provides a method of active immunotherapy for a cancer patient, comprising administering vaccines against Globo series antigens (i.e., Globo H, SSEA-3 and SSEA-4). Specifically, the method comprises administering Globo H-CRM197 (OBI-833/821) in patients with cancer. The disclosure also provides a method of selecting a cancer patient who is suitable as treatment candidate for immunotherapy. Exemplary immune response can be characterized by reduction of the severity of disease, including but not limited to, prevention of disease, delay in onset of disease, decreased severity of symptoms, decreased morbidity and delayed mortality.Type: ApplicationFiled: November 19, 2021Publication date: May 2, 2024Inventors: Ming-Tain LAI, Cheng-Der Tony YU, I-Ju CHEN, Wei-Han LEE, Chueh-Hao YANG, Chun-Yen TSAO, Chang-Lin HSIEH, Chien-Chih OU, Chen-En TSAI
-
Publication number: 20240087980Abstract: A semiconductor device includes a substrate, a dielectric layer disposed over the substrate, and an interconnect structure extending through the dielectric layer. The dielectric layer includes a low-k dielectric material which includes silicon carbonitride having a carbon content ranging from about 30 atomic % to about 45 atomic %. The semiconductor device further includes a thermal dissipation feature extending through the dielectric layer and disposed to be spaced apart from the interconnect structure.Type: ApplicationFiled: February 17, 2023Publication date: March 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kai-Fang CHENG, Cherng-Shiaw TSAI, Cheng-Chin LEE, Yen-Ju WU, Yen-Pin HSU, Li-Ling SU, Ming-Hsien LIN, Hsiao-Kang CHANG
-
Publication number: 20240079777Abstract: An electronic device may be provided with an antenna having a resonating element formed from a segment of peripheral conductive housing structures. A speaker may be aligned with first openings in the segment. A vent may be aligned with second openings in the segment. A connector may protrude through the segment. A trace combiner for the antenna may be patterned onto the speaker and may be coupled to the segment. Tuners for the antenna may be disposed on first and second flexible printed circuits that extend along opposing sides of the connector. The tuners may be controlled through the speaker. The second flexible printed circuit may extend along the vent. The vent may have a vent cowling with a cut-out region next to the tuner on the second flexible printed circuit.Type: ApplicationFiled: August 30, 2023Publication date: March 7, 2024Inventors: Yiren Wang, Yuan Tao, Hao Xu, Hongfei Hu, Enrique Ayala Vazquez, Ming-Ju Tsai, Sidharath Jain, Haozhan Tian, Yuancheng Xu, Harlan S Dannenberg, Eric W Bates, Peter A Dvorak, Nicole E Cazares, Obinna O Onyemepu, Victor C Lee, Han Wang
-
Publication number: 20240079778Abstract: An electronic device may be provided with an antenna having a resonating element formed from a segment of peripheral conductive housing structures. A speaker may be aligned with first openings in the segment. A vent may be aligned with second openings in the segment. A connector may protrude through the segment. A trace combiner for the antenna may be patterned onto the speaker and may be coupled to the segment. Tuners for the antenna may be disposed on first and second flexible printed circuits that extend along opposing sides of the connector. The tuners may be controlled through the speaker. The second flexible printed circuit may extend along the vent. The vent may have a vent cowling with a cut-out region next to the tuner on the second flexible printed circuit.Type: ApplicationFiled: August 30, 2023Publication date: March 7, 2024Inventors: Enrique Ayala Vazquez, Ming-Ju Tsai, Yiren Wang, Yuan Tao, Hao Xu, Sidharath Jain, Haozhan Tian, Yuancheng Xu, Eric W. Bates, Peter A. Dvorak, Harlan S. Dannenberg, Rees S. Parker, Obinna O. Onyemepu, Victor C. Lee, Han Wang, Hongfei Hu
-
Publication number: 20140331001Abstract: Methods and systems may perform one or more operations for solid state device administrative command execution including, but not limited to: receiving, in at least one administrative command queue, at least one administrative command affecting at least one submission queue; halting enqueuing of one or more submission commands in the at least one submission queue in response to the receiving the at least one administrative command affecting the at least one submission queue; adding at least one barrier command to at least one submission queue affected by the at least one administrative command; processing one or more commands in the at least one submission queue until the at least one barrier command in the at least one submission queue is processed; and processing the at least one administrative command affecting the at least one submission queue in response to the processing of the at least one barrier command.Type: ApplicationFiled: May 2, 2014Publication date: November 6, 2014Applicant: LSI CorporationInventors: Yang Liu, Nital Patwa, Ming-Ju Lee, Yimin Chen, Changyou Xu, Tim Canepa
-
Publication number: 20130321619Abstract: A method for measuring distance includes: obtaining an image of an object and detecting whether the image of the object is clear when a camera module is initialed to capture the image of the object; controlling a lens to move along a center axis of the lens barrel when detecting the image of the object is not clear, and controlling the lens to stop moving when detecting the image of the object is clear; obtaining an image distance variation, and calculates a current image distance according to the image distance variation and a initial image distance; calculating a current object distance according to the current image distance, a focal distance, and a formula 1/u=1/f-1/v, wherein, u is the current objection distance, f is the focal distance, v is the current image distance.Type: ApplicationFiled: August 13, 2012Publication date: December 5, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: MING-JU LEE
-
Patent number: 8482165Abstract: A voice coil motor housing includes a top wall having an opening and four sidewalls extending from the top wall. The four sidewalls and the top wall cooperatively form a rectangular chamber opened at one end. Each of the sidewalls includes a top portion and a bottom portion. The top portions of the four sidewalls are connected to one another and forming a substantially gapless seam between each two adjacent sidewalls at the top portions. At least one slot is defined in the bottom portions of the sidewalls, the at least one slot is perpendicular to the top wall, and the slot is arranged adjacent to the corresponding gapless seam. At least one snap is arranged on the sidewalls at the corresponding bottom portion thereof, and the at least one snap protrudes inwardly of the chamber.Type: GrantFiled: August 22, 2011Date of Patent: July 9, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Mao-Kuo Hsu, Ming-Ju Lee
-
Publication number: 20130002051Abstract: A voice coil motor housing includes a top wall having an opening and four sidewalls extending from the top wall. The four sidewalls and the top wall cooperatively form a rectangular chamber opened at one end. Each of the sidewalls includes a top portion and a bottom portion. The top portions of the four sidewalls are connected to one another and forming a substantially gapless seam between each two adjacent sidewalls at the top portions. At least one slot is defined in the bottom portions of the sidewalls, the at least one slot is perpendicular to the top wall, and the slot is arranged adjacent to the corresponding gapless seam. At least one snap is arranged on the sidewalls at the corresponding bottom portion thereof, and the at least one snap protrudes inwardly of the chamber.Type: ApplicationFiled: August 22, 2011Publication date: January 3, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: MAO-KUO HSU, MING-JU LEE
-
Patent number: 7999595Abstract: A circuit includes a differential circuit having at least to two inputs, a first variable impedance circuit, and a second variable impedance circuit. The first variable impedance circuit is between a first branch of the differential circuit and an output. The first variable impedance circuit provides a first variable impedance. The a second variable impedance circuit is between a second branch of the differential circuit and the output. The second variable impedance circuit provides a second variable impedance. The first variable impedance and the second variable impedance vary in accordance with a voltage difference between the two inputs.Type: GrantFiled: September 16, 2009Date of Patent: August 16, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Jinyung Namkoong, Arvind Bomdica, Ming-Ju Lee
-
Publication number: 20110063010Abstract: A circuit includes a differential circuit having at least to two inputs, a first variable impedance circuit, and a second variable impedance circuit. The first variable impedance circuit is between a first branch of the differential circuit and an output. The first variable impedance circuit provides a first variable impedance. The a second variable impedance circuit is between a second branch of the differential circuit and the output. The second variable impedance circuit provides a second variable impedance. The first variable impedance and the second variable impedance vary in accordance with a voltage difference between the two inputs.Type: ApplicationFiled: September 16, 2009Publication date: March 17, 2011Applicant: Advanced Micro Devices, Inc.Inventors: Jinyung Namkoong, Arvind Bomdica, Ming-Ju Lee
-
Patent number: 7714615Abstract: A circuit for de-emphasizing information transmitted via a differential communication link includes a voltage mode differential circuit and a bi-directional current source circuit. The voltage mode differential circuit includes a first and second output terminal. The voltage mode differential circuit provides a first voltage via the first output terminal and second voltage via the second output terminal in response to a differential input voltage. The bi-directional current source circuit is operatively coupled between the first and second terminals. The bi-directional current source circuit selectively provides current in a first and second direction between the first and second terminals based on the first and second voltage.Type: GrantFiled: February 18, 2008Date of Patent: May 11, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Yikai Liang, Arvind Bomdica, Min Xu, Ming-Ju Lee
-
Publication number: 20080005455Abstract: Embodiments directed to a memory device and a memory controller that continue to operate in a low-power mode during the period required for analog timing circuitry to initialize and become usable, are described. During a low-speed to high-speed transition mode of operation for a high-speed interface, timing circuitry of the interface between the memory device and memory controller locks to a forward clock signal concurrent with the continued operation of the interface in low-speed mode. A reference clock signal configured to operate at a rate that provides both a high-speed mode and a low-speed mode and which is used as a single rate clock allows phase detection and correction circuitry to be disabled, thus allowing the idle period caused by a transition from low-speed mode to high-speed mode to be significantly reduced.Type: ApplicationFiled: May 17, 2007Publication date: January 3, 2008Inventors: Joseph Macri, Steven Morein, Ming-Ju Lee, Lin Chen
-
Publication number: 20070288781Abstract: Embodiments of a power consumption reduction process for memory interfaces are described. A power management process reduces the amount of time that current flows in a high or low terminated, current or voltage mode unipolar bus interface by reducing the amount of time the bus remains in a logic state that requires current flow.Type: ApplicationFiled: April 3, 2007Publication date: December 13, 2007Inventors: Joseph Macri, Steven Morein, Claude Gauthier, Ming-Ju Lee, Lin Chen
-
Publication number: 20070104327Abstract: A system and method for detecting errors in high-speed asymmetric interfaces are described. Embodiments include transmitting digital data between a first system component and a second system component over a bidirectional interface, wherein the first component is significantly more intelligent than the second component. The first component receives a signature from the second component over a line of the interface concurrent with READ and WRITE operations over the interface. The latency associated with transmission of a signature from the second component to the first component is the time taken for the second component to compute a signature. The signature received is compared to a signature stored by the first component. Both signatures correspond to a particular READ or WRITE command. Based on the comparison, the first component determines whether the READ or WRITE operation was successful, and directs the second component as necessary.Type: ApplicationFiled: November 9, 2006Publication date: May 10, 2007Inventors: Joseph Macri, Stephen Morein, Claude Gauthier, Ming-Ju Lee, Lin Chen
-
Publication number: 20070098163Abstract: A system and method for detecting errors in high-speed asymmetric interfaces are described. Embodiments include transmitting digital data between a first system component and a second system component over a bidirectional interface, wherein the first component is significantly more intelligent than the second component. The first component controls many operations of the second component, including receiving a signature from the second component over an existing line of the interface. The signature received is compared to a signature stored by the first component. Both signatures correspond to a transaction over the interface. Based on the comparison, the first component determines whether the transaction was successful, and directs the second component as necessary.Type: ApplicationFiled: November 1, 2006Publication date: May 3, 2007Inventors: Joseph Macri, Stephen Morein, Claude Gauthier, Ming-Ju Lee, Lin Chen
-
Publication number: 20070101073Abstract: A method and system for performing byte-writes are described, where byte-writes involve writing only particular bytes of a multiple byte write operation. Embodiments include mask data that indicates which bytes are to be written in a byte-write operation. No dedicated mask pin(s) or dedicated mask line(s) are used. In one embodiment, the mask data is transmitted on data lines and store in response to a write_mask command. In one embodiment, the mask data is transmitted as part of the write command.Type: ApplicationFiled: February 22, 2006Publication date: May 3, 2007Inventors: Joseph Macri, Stephen Morein, Ming-Ju Lee, Lin Chen
-
Publication number: 20070067661Abstract: A system and method for transmitting client phase information to a host device over a bidirectional data link is described. Embodiments include detecting a phase of a clock signal relative to a data signal transmitted between a host device and a client device over a bidirectional data link. The data link includes one or more data lines each configured to transmit a corresponding bit of the data signal. The phase is encoded as client phase information and transmitted between the host and client device over the one or more data lines. The client phase information is transmitted during an electrical turnaround time period of the bidirectional data link between a read and write operation over the data link.Type: ApplicationFiled: September 19, 2005Publication date: March 22, 2007Inventors: Joseph Macri, Stephen Morein, Claude Gauthier, Ming-Ju Lee, Lin Chen
-
Publication number: 20070067660Abstract: An asymmetrical IO method and system are described. In one embodiment, a host device includes shared resources for data synchronization of the host device and a client device. The shared resources include a shared phase interpolator. In an embodiment, data lines between the host and client are also used to transmit phase information from the client device to the host device, obviating the need for additional, dedicated lines or pins.Type: ApplicationFiled: September 19, 2005Publication date: March 22, 2007Inventors: Stephen Morein, Joseph Macri, Claude Gauthier, Ming-Ju Lee, Lin Chen
-
Publication number: 20070038789Abstract: A dynamic bus inversion (DBI) method and system are described. In various embodiments, a transmitter transmits data over a multi-bit high-speed bus to a receiver. In an embodiment, the transmitter determines whether to invert the bus based on the number of data bits that will be transitioning to a new value. If it is determined that the bus is to be inverted, the transmitter encodes a DBI signal on a shared line of the bus. In an embodiment, the shared line is used for different purposes at different times, obviating the need for a dedicated line or pin for the encoded DBI signal. The receiver receives and decodes the DBI signal and, in response, appropriately decodes the received data.Type: ApplicationFiled: February 17, 2006Publication date: February 15, 2007Inventors: Joseph Macri, Stephen Morein, Ming-Ju Lee, Lin Chen