Patents by Inventor Mitsuo Nishiwaki

Mitsuo Nishiwaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4807028
    Abstract: For decoding by the use of a decoder buffer memory an encoded video signal into which an encoder input signal is encoded with data compression on a basis of frames, a decoding device comprises a control signal producing unit for delivering a decoder control signal to a decoder when the frame of data written into the buffer memory coincides with the frame of data read out of the buffer memory. Responsive to the control signal, the decoder produces a supply control signal to the buffer memory to stop delivery of the read-out data to the decoder. Preferably, the decoding device should comprise a processing unit for producing frame pulses at heads of the respective frames of the encoded video signal. A counter counts the frame head pulses to make the write-in data and the read-out data indicate frame numbers for use in the signal producing unit. Alternatively, the decoding device may receive an encoded video signal in which frame number data are included for use in the signal producing unit.
    Type: Grant
    Filed: November 10, 1987
    Date of Patent: February 21, 1989
    Assignees: Kokusai Denshin Denwa Co., Ltd., Nippon Telegraph & Telephone Corp., Nec Corp.
    Inventors: Yoshinori Hatori, Mitsuo Nishiwaki, Naoki Mukawa
  • Patent number: 4791485
    Abstract: An inter-frame encoding/decoding equipment for television signals consists of inter-frame encoding equipment encoding a difference between television signals and the output of a frame memory and inter-frame decoding equipment which receives an encoded signal sent from the inter-frame encoding device via a transmission line, which decodes by adding the output of the frame memory to the encoded signal. The inter-frame encoding equipment is provided with a first operation circuit which operates the remainders obtained by dividing, by a predetermined value, the number of bits of logic "1" in the bit groups into which the output or the input of the frame memory is divided by a predetermined unit. The inter-frame decoding equipment is provided with a second operation circuit which operates the remainders obtained by dividing, by a predetermined value, the number of bits of logic "1" in the bit groups into which the output or the input of the frame memory is divided by a predetermined unit.
    Type: Grant
    Filed: December 19, 1986
    Date of Patent: December 13, 1988
    Assignees: Nippon Telegraph & Telephone Public Corporation, Fujitsu Limited, NEC Corporation
    Inventors: Hideo Kuroda, Naoki Mukawa, Makoto Hiraoka, Kiichi Matsuda, Mitsuo Nishiwaki, Shuzo Tsugane
  • Patent number: 4731664
    Abstract: A video signal frame memory is refreshed without requiring either a separate transmission line or the transmission of bursts of data. This is done by dividing the frame signals into blocks of data, which are further divided into lines and sub-blocks. During each frame, refreshing signals are sent on a sub-block basis, thereby distributing the refreshing control signals and preventing many signals from being sent in bursts.
    Type: Grant
    Filed: November 4, 1985
    Date of Patent: March 15, 1988
    Assignee: NEC Corporation
    Inventors: Mitsuo Nishiwaki, Shuzo Tsugane, Naoki Mukawa, Hideo Kuroda
  • Patent number: 4729022
    Abstract: In a multiplexing system wherein data from a plurality of terminal units are multiplexed in time slots shared to the terminal units and coded picture data are multiplexed at least in time slots shared for picture, there are provided picture signal encoding means operating at a clock frequency independent of a clock frequency for a transmission path, a buffer memory circuit for storing the coded picture data outputted from the picture signal encoding means, a data detecting circuit for detecting presence or absence of output data from the plurality of terminal units and a multiplexing circuit which shares coded picture data read out from the buffer memory circuit to a time slot or time slots of terminal units whose output data are not detected by the data detecting circuit and which shares, to time slots of terminal unit whose output data are detected by the data detecting circuit, output data of these terminal units, thereby adaptively sharing coded picture data to the time slots for the terminal units.
    Type: Grant
    Filed: February 13, 1985
    Date of Patent: March 1, 1988
    Assignee: NEC Corporation
    Inventors: Toru Shibuya, Mitsuo Nishiwaki
  • Patent number: 4688233
    Abstract: In a digital data communication network comprising digital data transmitting and receiving devices (111, 122) and first and second digital communication paths (16, 17) connected to each other and to the transmitting and the receiving devices, respectively, a stuffing circuit (23) is controlled by a control signal producing circuit (24) so as to stuff and not to stuff an input bit sequence when at least one of the first and the second digital communication paths has a restricted transmission characteristic and when both of the communication paths have an unrestricted transmission characteristic. Preferably, necessity and unnecessity of stuffing should be detected for a leading and a trailing part of each block with a shorter interval of time than for other parts of the block. More preferably, some of binary one bits placed at the beginnings of the respective blocks are used as a part of a multiframe synchronization pattern for a signal transmitted through the communication paths.
    Type: Grant
    Filed: November 7, 1985
    Date of Patent: August 18, 1987
    Assignee: NEC Corporation
    Inventors: Mitsuo Nishiwaki, Tooru Amano, Tooru Yasuda, Sakae Okubo, Naoki Mukawa
  • Patent number: 4679081
    Abstract: A system for coding video signals e.g. television signals in block units is disclosed. The coding system comprises a synchronization detector for detecting a frame synchronization from the video signal, and a block former operative to divide the video signal in block units per a predetermined number of lines by using a picture frame synchronization signal detected by the synchronization detector as a reference. When the number of lines included in a block immediately before the subsequent picture frame synchronization signal is less than the predetermined number of lines, the block former designates the block as an ineffective block.
    Type: Grant
    Filed: November 12, 1985
    Date of Patent: July 7, 1987
    Assignee: NEC Corporation
    Inventors: Syuzo Tsugane, Mitsuo Nishiwaki
  • Patent number: 4677480
    Abstract: Inter-frame encoding/decoding equipment for television signals includes inter-frame encoding equipment generating an encoded signal by encoding a difference between television signals and the output of a frame memory and inter-frame decoding equipment which receives the encoded signal sent from the inter-frame encoding device via a transmission line. The decoding equipment decodes by adding its output of the frame memory to the encoded signal. The inter-frame encoding equipment is provided with a first operation circuit which calculates remainders obtained by dividing a predetermined value, into bit groups of the output or the input of the frame memory. The inter-frame decoding equipment is provided with a second operation circuit which calculates remainders obtained by dividing, the predetermined value, into the bit groups of the output or the input of its frame memory.
    Type: Grant
    Filed: June 14, 1984
    Date of Patent: June 30, 1987
    Assignees: Nippon Telegraph & Telephone Public Corp., Fujitsu Limited, NEC Corp.
    Inventors: Hideo Kuroda, Naoki Mukawa, Makoto Hiraoka, Kiichi Matsuda, Mitsuo Nishiwaki, Shuzo Tsugane
  • Patent number: 4353129
    Abstract: A digital data transmission system comprises a transmitter and a receiver, said transmitter comprising storage means for temporarily storing a data bit string forming a coded digital video signal, means for supplying a read request signal for reading out said data bit string from said storage means, means for forming one frame out of time slots alloted to a frame synchronization bit, a predetermined number of data bit of said data bit string and a dummy flag bit which indicates whether or not a dummy bit exists in said one frame, means for detecting whether or not a fixed bit pattern is formed in said one frame, means for providing said dummy bit to a predetermined one of said time slots in response to the result of said detection, means for inserting a dummy flag bit indicative of whether or not the dummy bit has been inserted to a time slot for said dummy flag bit, means for supplying a data bit which have dropped out by addition of said dummy bit to said frame forming means so that said dropped data bit is
    Type: Grant
    Filed: March 5, 1981
    Date of Patent: October 5, 1982
    Assignee: Nippon Electric Co., Ltd.
    Inventor: Mitsuo Nishiwaki