Patents by Inventor Mohamad Jahanbani
Mohamad Jahanbani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070295357Abstract: A method of removing a metal includes exposing at least a portion of a metal-to-metal removal chemistry, wherein the metal removal chemistry comprises a chlorine-rich superoxidizer. In one embodiment, the metal being removed is a metal, such as a noble metal, that did not react with the semiconductor device during a salicidation process. In one embodiment, the chlorine-rich superoxidizer is formed by mixing hydrochloric acid in gas form with hydrogen peroxide and sulfuric acid. The metal can be exposed to the chlorine-rich superoxidizer in various ways, such as through an immersion or spray process.Type: ApplicationFiled: June 27, 2006Publication date: December 27, 2007Inventors: Michael Lovejoy, Ross Noble, Mohamad Jahanbani
-
Process of forming an electronic device including a layer formed using an inductively coupled plasma
Publication number: 20070249160Abstract: A process of forming an electronic device can include patterning a semiconductor layer to define an opening extending to an insulating layer, wherein the insulating layer lies between a substrate and the semiconductor layer. After patterning a semiconductor layer, the semiconductor layer can have a sidewall and a surface, the surface can be spaced apart from the insulating layer, and the sidewall can extend from the surface towards the insulating layer. The process can also include chemical vapor depositing a first layer adjacent to the sidewall, wherein the first layer lies within the opening and adjacent to the sidewall, and is spaced apart from the surface. Chemical vapor depositing the first layer can be performed using an inductively coupled plasma.Type: ApplicationFiled: April 24, 2006Publication date: October 25, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Michael Turner, Mohamad Jahanbani, Toni Van Gompel, Mark Hall -
Publication number: 20070246793Abstract: A process of forming an electronic device can include patterning a semiconductor layer to define an opening. After patterning the semiconductor layer, the opening can have a bottom, and the semiconductor layer can have a sidewall and a surface. The surface is spaced apart from the bottom of the opening. The sidewall can extend from the surface towards the bottom of the opening. The process can also include forming a layer over the semiconductor layer and within the opening, and removing a part of the first layer from within the opening. After removing the part of the layer, a remaining portion of the layer may lie within the opening and adjacent to the bottom and the sidewall, and the remaining portion of the layer may be spaced apart from the surface. In another aspect, the electronic device can include a field isolation region including the first layer.Type: ApplicationFiled: April 24, 2006Publication date: October 25, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Toni Van Gompel, Peter Beckage, Mohamad Jahanbani, Michael Turner
-
Publication number: 20060234467Abstract: Divots (35, 36) may particularly be a problem for isolation trenches (22, 24) that are shallow. These divots (35, 36) may have a negative impact on the performance of the integrated circuit (49). Densification heating may be used to reduce the size and/or depth of these divots (35, 36) during manufacturing. For example, densification heating may be done at a temperature of at least 1100 degrees Celsius for at least 10 minutes after filling the isolation trenches (22, 24) with dielectric material (30). This densification heating may improve the variation in threshold voltages of transistors (e.g. 48) on an integrated circuit (49), particularly SOI (silicon on insulator) devices. SRAM cells (50) in particular may benefit from this densification heating.Type: ApplicationFiled: April 15, 2005Publication date: October 19, 2006Inventors: Toni Van Gompel, Glenn Abeln, Peter Beckage, Kyle Gilliland, Mohamad Jahanbani, James Burnett
-
Publication number: 20060223266Abstract: A method of forming an electronic device includes etching a portion of a first gate dielectric layer to reduce a thickness of the gate dielectric layer within that portion. In one embodiment, portions not being etched may be covered by mask. In another embodiment, different portions may be etched during different times to give different thicknesses for the first gate dielectric layer. In a particular embodiment, a second gate dielectric layer may be formed over the first gate dielectric layer after etching the portion. The second gate dielectric layer can have a dielectric constant greater than the dielectric constant of the first gate dielectric layer. Subsequent gate electrode and source/drain region formation can be performed to form a transistor structure.Type: ApplicationFiled: April 5, 2005Publication date: October 5, 2006Applicant: Freescale Semiconductor, Inc.Inventors: Sangwoo Lim, Paul Grudowski, Mohamad Jahanbani, Hsing Tseng, Choh-Fei Yeap
-
Publication number: 20060115949Abstract: A semiconductor fabrication process includes forming a gate dielectric overlying a silicon substrate and forming a gate electrode overlying the gate dielectric. Source/drain recesses are then formed in the substrate on either side of the gate electrode using an NH4OH-based wet etch. A silicon-bearing semiconductor compound is then formed epitaxially to fill the source/drain recesses and thereby create source/drain structures. Exposed dielectric on the substrate upper surface may be removed using an HF dip prior to forming the source/drain recesses. Preferably, the NH4OH solution has an NH4OH concentration of less than approximately 0.5% and is maintained a temperature in the range of approximately 20 to 35° C. The silicon-bearing epitaxial compound may be silicon germanium for PMOS transistor or silicon carbide for NMOS transistors. A silicon dry etch process may be performed prior to the NH4OH wet etch to remove a surface portion of the source/drain regions.Type: ApplicationFiled: December 1, 2004Publication date: June 1, 2006Inventors: Da Zhang, Mohamad Jahanbani, Bich-Yen Nguyen, Ross Noble
-
Patent number: 7037857Abstract: A method for forming trench isolation in an SOI substrate begins with a pad oxide followed by an antireflective coating (ARC) over the upper semiconductor layer of the SOI substrate. The pad oxide is kept to a thickness not greater than about 100 Angstroms. An opening is formed for the trench isolation that extends into the oxide below the upper semiconductor layer to expose a surface thereof. The pad oxide is recessed along its sidewall with an isotropic etch. This is followed by a thin, not greater than 50 Angstroms, oxide grown along the sidewall of the opening. This grown oxide avoids forming a recess between the ARC and the pad oxide and also avoids forming a void between the surface of the lower oxide layer and the grown oxide. This results in avoiding polysilicon stringers when the subsequent polysilicon gate layer is formed.Type: GrantFiled: December 16, 2003Date of Patent: May 2, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Toni D. Van Gompel, Mark D. Hall, Mohamad Jahanbani, Michael D. Turner
-
Publication number: 20050130359Abstract: A method for forming trench isolation in an SOI substrate begins with a pad oxide followed by an antireflective coating (ARC) over the upper semiconductor layer of the SOI substrate. The pad oxide is kept to a thickness not greater than about 100 Angstroms. An opening is formed for the trench isolation that extends into the oxide below the upper semiconductor layer to expose a surface thereof. The pad oxide is recessed along its sidewall with an isotropic etch. This is followed by a thin, not greater than 50 Angstroms, oxide grown along the sidewall of the opening. This grown oxide avoids forming a recess between the ARC and the pad oxide and also avoids forming a void between the surface of the lower oxide layer and the grown oxide. This results in avoiding polysilicon stringers when the subsequent polysilicon gate layer is formed.Type: ApplicationFiled: December 16, 2003Publication date: June 16, 2005Inventors: Toni Van Gompel, Mark Hall, Mohamad Jahanbani, Michael Turner
-
Patent number: 6564469Abstract: A device for performing surface treatment on semiconductor wafers has a cassette (1) for accommodating a plurality of wafers (5) in its interior (3); the wafers (5) are aligned in a first row. The wafer surfaces (51) are essentially in parallel with each other. The cassette (1) has a side-wall (10) which can be arranged essentially perpendicular with respect to the wafer surfaces (51); the side-wall (10) has openings (111′-145′) on its face (101) which is directed to the wafers (5), the openings (111′-145′) are aligned in second rows, the second rows are essentially parallel to the first row; the openings (111′-114′) are connected to respective supply channels (11′, 12′, 13′, 14′, 15′) for transporting a surface treatment medium which is fed to one (15′) of these supply channels via a feeding point (FP). The cross-section of the openings (111′-145′) is variable.Type: GrantFiled: July 9, 2001Date of Patent: May 20, 2003Assignees: Motorola, Inc., Semiconductor 300 GmbH & Co. KG, Infineon Technologies AGInventors: Mohamad Jahanbani, Stefan Ruemmelin, Ronald Hoyer
-
Publication number: 20030005596Abstract: A device for performing surface treatment on semiconductor wafers has a cassette (1) for accommodating a plurality of wafers (5) in its interior (3); the wafers (5) are aligned in a first row. The wafer surfaces (51) are essentially in parallel with each other. The cassette (1) has a side-wall (10) which can be arranged essentially perpendicular with respect to the wafer surfaces (51) ; the side-wall (10) has openings (111′-145′) on its face (101) which is directed to the wafers (5), the openings (111′-145′) are aligned in second rows, the second rows are essentially parallel to the first row; the openings (111′-114′) are connected to respective supply channels (11′, 12′, 13′, 14′, 15′) for transporting a surface treatment medium which is fed to one (15′) of these supply channels via a feeding point (FP). The cross-section of the openings (111′-145′) is variable.Type: ApplicationFiled: July 9, 2001Publication date: January 9, 2003Applicant: Motorola, Inc.Inventors: Mohamad Jahanbani, Stefan Ruemmelin, Ronald Hoyer