Patents by Inventor Mohsen H. Mardi
Mohsen H. Mardi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10096502Abstract: An example clamping assembly tray for packaging a semiconductor device includes a frame having a bottom surface and side walls extending from the bottom surface that define a cavity; and a compressible member disposed on the bottom surface of the frame within the cavity, where a top portion of the compressible member provides a support surface for supporting the semiconductor device, the support surface being between the bottom surface and a top edge of the side walls.Type: GrantFiled: November 23, 2016Date of Patent: October 9, 2018Assignee: XILINX, INC.Inventors: Gamal Refai-Ahmed, Suresh Ramalingam, Mohsen H. Mardi, Tien-Yu Lee, Ivor G. Barber, Cheang-Whang Chang, Jaspreet Singh Gandhi
-
Publication number: 20180284187Abstract: Integrated (IC) package testing systems and methods for testing an IC package are provided herein that accommodate IC packages having different die heights. In one example, the IC package testing system includes a test fixture base, a socket, and a test fixture head. The socket is disposed on the test fixture base and configured to receive an IC package for testing. The test fixture head is movable towards and away from the base. The test fixture head includes a base plate and a plurality of independently movable pushers. The plurality of pushers are configured to engage the IC package disposed the socket.Type: ApplicationFiled: March 28, 2017Publication date: October 4, 2018Applicant: Xilinx, Inc.Inventors: Gamal Refai-Ahmed, Ivor G. Barber, Suresh Ramalingam, Jaspreet Singh Gandhi, Tien-Yu Lee, Henley Liu, David M. Mahoney, Mohsen H. Mardi
-
Publication number: 20180144963Abstract: An example clamping assembly tray for packaging a semiconductor device includes a frame having a bottom surface and side walls extending from the bottom surface that define a cavity; and a compressible member disposed on the bottom surface of the frame within the cavity, where a top portion of the compressible member provides a support surface for supporting the semiconductor device, the support surface being between the bottom surface and a top edge of the side walls.Type: ApplicationFiled: November 23, 2016Publication date: May 24, 2018Applicant: Xilinx, Inc.Inventors: Gamal Refai-Ahmed, Suresh Ramalingam, Mohsen H. Mardi, Tien-Yu Lee, Ivor G. Barber, Cheang-Whang Chang, Jaspreet Singh Gandhi
-
Patent number: 9947560Abstract: An integrated circuit (IC) package, assembly tool and method for assembling an IC package are described herein. In a first example, an IC package is provided that includes a package substrate, at least a first integrated circuit (IC) die and a cover. The first integrated circuit (IC) die is mechanically and electrically coupled to the package substrate via solder connections. The cover is bonded to the package substrate. The cover encloses the first IC die and is laterally offset from a peripheral edge of the package substrate.Type: GrantFiled: November 22, 2016Date of Patent: April 17, 2018Assignee: XILINX, INC.Inventors: Mohsen H. Mardi, David Tan, Gamal Refai-Ahmed
-
Publication number: 20180059174Abstract: A chip package assembly testing system and method for testing a chip package assembly are provided herein. In one example, an IC test system is provide that includes a robot, an input queuing station, an output queuing station, and a test station. The test station includes a first and second test interfaces. The first test interface is configurable to receive and communicatively connect with a first chip package assembly having one arrangement of solder ball connections. The second test interface is configurable to receive and communicatively connect with a second chip package assembly having a different arrangement of solder ball connections. The test station also includes a first test processor configured to test the chip package assembly connected through the first interface utilizing a predetermined first test routine and a second test processor configured to test the chip package assembly connected through the second interface utilizing a predetermined second test routine.Type: ApplicationFiled: August 29, 2016Publication date: March 1, 2018Applicant: Xilinx, Inc.Inventor: Mohsen H. Mardi
-
Publication number: 20180017619Abstract: A chip package assembly testing system and method for testing a chip package assembly are provided herein. In one example, the testing system includes a robot disposed in an enclosure and having a range of motion operable to transfer a chip package assembly between any of a first queuing station, a second queuing station and a plurality of test stations. The system also includes an automatic identification and data capture (AIDC) device operable to read an identification tag affixed to a carrier disposed in the first and second queuing stations, and a controller configured to control placement of chip package assemblies by the robot in response information obtained from a carrier disposed in at least one of the first and second queuing stations, the predefined test routine of the test processor of the first test station, and the predefined test routine of the test processor of the second test station.Type: ApplicationFiled: July 18, 2016Publication date: January 18, 2018Applicant: Xilinx, Inc.Inventor: Mohsen H. Mardi
-
Publication number: 20170236809Abstract: A chip package assembly is provided that includes a substrate, at least one integrated circuit (IC) die and a power management integrated circuit (PMIC). In one example, the IC die of the chip package assembly is disposed on a first surface of the substrate. The PMIC die has a first surface having outputs electrically coupled to the second surface of the IC die. The PMIC die also has a second surface facing away from the first surface. The second surface of the PMIC die has inputs that are electrically coupled to the first surface of the substrate.Type: ApplicationFiled: February 16, 2016Publication date: August 17, 2017Applicant: Xilinx, Inc.Inventors: Stephen M. Trimberger, Mohsen H. Mardi, David M. Mahoney
-
Patent number: 9236367Abstract: An apparatus for a stacked silicon interconnect technology (SSIT) product comprises an interposer die, a plurality of integrated circuit dies, a plurality of active components forming an active connection between the integrated circuit dies and the interposer die, and a plurality of dummy components at the interposer die, the dummy components not forming an active connection between the integrated circuit dies and the interposer die. At least a subset of the dummy components forms a pattern, and the pattern comprises an identifier for the interposer die.Type: GrantFiled: February 18, 2015Date of Patent: January 12, 2016Assignee: XILINX, INC.Inventors: Cinti X. Chen, Myongseob Kim, Xiao-Yu Li, Mohsen H. Mardi
-
Patent number: 9123738Abstract: In a transmission line via structure, a plurality of sub-structures are stacked in a via through the substrate along a longitudinal axis thereof. Each of the sub-structures includes a center conductor portion, an outer conductor portion, and at least one dielectric support member. The center conductor portion extends along the longitudinal axis. The outer conductor portion is disposed around the center conductor portion. The dielectric support member(s) separate the outer conductor portion and the center conductor portion and provide a non-solid volume between the outer conductor portion and the center conductor portion. Conductive paste is disposed between the center and outer conductor portions of successive ones of the plurality of sub-structures to form an outer conductor and a center conductor.Type: GrantFiled: May 16, 2014Date of Patent: September 1, 2015Assignee: XILINX, INC.Inventors: David M. Mahoney, Mohsen H. Mardi
-
Patent number: 8987009Abstract: A method for tracking an interposer die of a stacked silicon interconnect technology (SSIT) product includes forming a plurality of dummy components on the interposer die, and modifying one or more of the plurality of dummy components on the interposer die to form a unique identifier for the interposer die. An apparatus for a stacked silicon interconnect technology (SSIT) product includes an interposer die, and a plurality of dummy components at the interposer die. One or more of the plurality of dummy components is modifiable to form a unique identifier for the interposer die.Type: GrantFiled: January 15, 2013Date of Patent: March 24, 2015Assignee: Xilinx, Inc.Inventors: Cinti X. Chen, Myongseob Kim, Xiao-Yu Li, Mohsen H. Mardi
-
Patent number: 8659169Abstract: One or more integrated circuit chips are flip-chip bonded to a first surface of a substrate. A contact array is fabricated on a second surface of the substrate. Corner structures attached to the integrated circuit chip cover at least two corners of the IC chip.Type: GrantFiled: September 27, 2010Date of Patent: February 25, 2014Assignee: Xilinx, Inc.Inventors: Mohsen H. Mardi, David M. Mahoney
-
Patent number: 8493071Abstract: A shorted test structure and methods for making it are disclosed. A conductive layer is applied over a first surface of a blank substrate. The blank substrate has a plurality of conductive vias that electrically connect solder lands on the first surface of the blank substrate to corresponding solder contacts on a second surface of the substrate. The conductive layer electrically couples the solder lands.Type: GrantFiled: October 9, 2009Date of Patent: July 23, 2013Assignee: Xilinx, Inc.Inventors: Mohsen H. Mardi, Joseph M. Juane
-
Patent number: 8310253Abstract: A hybrid probe card and methods are provided. A plurality of uniform sized probe pins are provided in a probe card for performing wafer probe testing. The probe card also includes at least one enlarged probe pin having a current carrying capacity that is at least 25% greater than the current carrying capacity of the uniform sized probe pins. The enlarged probe pins are provided, e.g., to prevent damage to the probe pins caused by large current flow. Methods for identifying the probe pin locations where the enlarged probe pins should be deployed are described.Type: GrantFiled: July 14, 2009Date of Patent: November 13, 2012Assignee: Xilinx, Inc.Inventors: Mohsen H. Mardi, Elvin P. Dang
-
Patent number: 8269516Abstract: Disclosed is a contactor interconnect in an integrated circuit device test fixture comprises a plurality of contactor pins enabled to provide electrical contact with the contact points of an integrated circuit device, the contactor pins being mounted in the test fixture; and an electrical circuit coupled to two or more of the contactor pins of the test fixture, wherein the electrical circuit is isolated from other contactor pins of the plurality of contactor pins and wherein the electrical circuit is coupled to the two or more contactor pins by an electronically direct pathway.Type: GrantFiled: April 3, 2009Date of Patent: September 18, 2012Assignee: Xilinx, Inc.Inventors: Mohsen H. Mardi, David M. Mahoney
-
Publication number: 20120074589Abstract: One or more integrated circuit chips are flip-chip bonded to a first surface of a substrate. A contact array is fabricated on a second surface of the substrate. Corner structures attached to the integrated circuit chip cover at least two corners of the IC chip.Type: ApplicationFiled: September 27, 2010Publication date: March 29, 2012Applicant: XILINX, INC.Inventors: Mohsen H. Mardi, David M. Mahoney
-
Patent number: 7888954Abstract: A method and apparatus is provided to facilitate testing of integrated circuits using an interposer to be utilized in conjunction with an automated test equipment (ATE) system that includes a device handler and a device tester. The interposer may be utilized to convert overall device under test (DUT) board pitches to accommodate various device handler pitch orientations, or conversely, the interposer may be utilized in conjunction with a single DUT board to convert the footprint of the DUT board to accommodate multiple device package footprints. The interposer may also be used to convert a DUT board exhibiting a first single/multi-site orientation to a converted DUT board that exhibits a second single/multi-site orientation. The interposer may be composed of an elastomeric material having multiple conductive columns distributed throughout the elastomeric material or may be composed of a more rigid material such as a Pogo® pin array or printed circuit board.Type: GrantFiled: September 18, 2008Date of Patent: February 15, 2011Assignee: Xilinx, Inc.Inventor: Mohsen H. Mardi
-
Patent number: 7381908Abstract: Embodiments of the present invention provide improved circuit board stiffeners. In one embodiment the present invention includes a circuit board stiffener comprising a lower stiffener piece having a first lower surface for abutting an upper surface of a test system and a first upper surface, and at least one upper stiffener piece having a second lower surface for abutting the first upper surface of the lower stiffener piece and a second upper surface for attaching to a circuit board.Type: GrantFiled: July 7, 2005Date of Patent: June 3, 2008Inventors: Cosimo Cantatore, Mohsen H Mardi, David M Mahoney
-
Patent number: 6674036Abstract: The invention provides methods for marking packaged ICs. In a first embodiment, only the minimum performance information is first marked on the package, regardless of the actual performance of the IC. This method avoids a second marking step for all ICs sold as low-performance ICs. In another embodiment, only one inking and curing step is required for all ICs. According to this method, all specified performances are marked on the packaged IC at the first marking. The IC is then tested to determine the actual performance, and all performance markings not applicable to the IC are removed, preferably with a laser. Alternatively, all applicable performance markings are identified (e.g., underlined or enclosed with a laser marking).Type: GrantFiled: October 22, 2001Date of Patent: January 6, 2004Assignee: Xilinx, Inc.Inventor: Mohsen H. Mardi
-
Patent number: 6541991Abstract: An interface apparatus including a nesting member having a central test area, a positioning member surrounding the test area, and several removable adapters held by the positioning member to expose a selected portion of the test area. Each removable adapter includes a central opening that is sized to receive a corresponding ball grid array integrated circuits (BGA IC). During a first test procedure, a relatively small BGA IC is inserted through the relatively small central opening of a corresponding first adapter. The first adapter is then removed and replaced with a second adapter having a relatively large central opening. A second test procedure is then performed by inserting a relatively large BGA IC through the relatively large central opening formed in the second adapter.Type: GrantFiled: May 4, 2001Date of Patent: April 1, 2003Assignee: Xilinx Inc.Inventors: Eric D. Hornchek, Mohsen H. Mardi
-
Patent number: 6359248Abstract: The invention provides methods for marking packaged ICs. In a first embodiment, only the minimum performance information is first marked on the package, regardless of the actual performance of the IC. This method avoids a second marking step for all ICs sold as low-performance ICs. In another embodiment, only one inking and curing step is required for all ICs. According to this method, all specified performances are marked on the packaged IC at the first marking. The IC is then tested to determine the actual performance, and all performance markings not applicable to the IC are removed, preferably with a laser. Alternatively, all applicable performance markings are identified (e.g., underlined or enclosed with a laser marking).Type: GrantFiled: August 2, 1999Date of Patent: March 19, 2002Assignee: Xilinx, Inc.Inventor: Mohsen H. Mardi