Patents by Inventor Moshe Bukris
Moshe Bukris has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8762808Abstract: An apparatus comprising a decoder circuit and a memory. The decoder circuit may be configured to generate a single address signal to read a first parity data signal, a second parity data signal and read and/or write systematic information data, a first a-priori-information signal and a second a-priori-information signal. The decoder circuit (i) reads the first parity data signal, the systematic information data and the first a-priori-information during even half-iterations of a decoding operation and (ii) reads the second parity data, the systematic information data and the second a-priori-information during odd half-iterations of the decoding operation. The memory may be configured to store the systematic information data and the first and second a-priori-information signals such that each are accessible by the single address signal.Type: GrantFiled: February 22, 2012Date of Patent: June 24, 2014Assignee: LSI CorporationInventors: Moshe Bukris, Shai Kalfon, Yair Amitay
-
Patent number: 8681698Abstract: Described embodiments provide a wideband code division multiple access (W-CDMA) system that employs a rate matching rule having a modified puncturing algorithm. The modified puncturing algorithm defines the input variables of the rate matching rule in a manner that provides for identification of relations between non-punctured data bit position addresses in the output data stream through an iterative process, from which absolute bit position addresses of non-punctured output bits might then be generated. A counter, in accordance with instruction generated by a processor or state machine, for example, might implement the modified puncturing algorithm on an input string of bits to provide an output string of bits based on the absolute bit position addresses of non-punctured output bits, thereby providing for rate matching in the communications channel.Type: GrantFiled: April 29, 2011Date of Patent: March 25, 2014Assignee: LSI CorporationInventors: Shai Kalfon, Moshe Bukris
-
Publication number: 20130219242Abstract: An apparatus comprising a decoder circuit and a memory. The decoder circuit may be configured to generate a single address signal to read a first parity data signal, a second parity data signal and read and/or write systematic information data, a first a-priori-information signal and a second a-priori-information signal. The decoder circuit (i) reads the first parity data signal, the systematic information data and the first a-priori-information during even half-iterations of a decoding operation and (ii) reads the second parity data, the systematic information data and the second a-priori-information during odd half-iterations of the decoding operation. The memory may be configured to store the systematic information data and the first and second a-priori-information signals such that each are accessible by the single address signal.Type: ApplicationFiled: February 22, 2012Publication date: August 22, 2013Inventors: Moshe Bukris, Shai Kalfon, Yair Amitay
-
Patent number: 8503584Abstract: A method of detecting received data in a communication system includes the steps of: performing a QR decomposition on a received input vector as a function of one or more characteristics of a communication channel over which the input vector was transmitted; generating a subset of best symbol candidates from a symbol constellation by comparing an input sample (corresponding to an element of the input vector) with one or more prescribed thresholds; identifying at least one symbol satisfying prescribed minimum Euclidian distance criteria among multiple ambiguity symbols in the subset of best symbol candidates; and generating a subset of best symbols including a prescribed number of symbols from the symbol constellation determined to be closest to the input sample. The subset of best symbols is used in a subsequent iteration of the steps of generating the subset of best symbol candidates and identifying at least one symbol satisfying the prescribed minimum Euclidian distance criteria.Type: GrantFiled: December 21, 2010Date of Patent: August 6, 2013Assignee: LSI CorporationInventors: Gennady Zilberman, Eliahou Arviv, Daniel Briker, Gil Naveh, Moshe Bukris
-
Patent number: 8429510Abstract: An apparatus including a first circuit and a second circuit. The first circuit may be configured to store a block of data values arranged in a first order. The first circuit may be further configured to present a plurality of the data values in parallel in response to a plurality of address signals, where the data values are presented in a second order. The second circuit may be configured to generate the plurality of address signals in response to a first signal, a second signal and a third signal. The second circuit generally includes an even number of address generators configured to generate the plurality of address signals in parallel.Type: GrantFiled: October 26, 2010Date of Patent: April 23, 2013Assignee: LSI CorporationInventors: Shai Kalfon, Moshe Bukris
-
Publication number: 20120275374Abstract: Described embodiments provide a wideband code division multiple access (W-CDMA) system that employs a rate matching rule having a modified puncturing algorithm. The modified puncturing algorithm defines the input variables of the rate matching rule in a manner that provides for identification of relations between non-punctured data bit position addresses in the output data stream through an iterative process, from which absolute bit position addresses of non-punctured output bits might then be generated. A counter, in accordance with instruction generated by a processor or state machine, for example, might implement the modified puncturing algorithm on an input string of bits to provide an output string of bits based on the absolute bit position addresses of non-punctured output bits, thereby providing for rate matching in the communications channel.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Inventors: Shai Kalfon, Moshe Bukris
-
Publication number: 20120155579Abstract: A method of detecting received data in a communication system includes the steps of: performing a QR decomposition on a received input vector as a function of one or more characteristics of a communication channel over which the input vector was transmitted; generating a subset of best symbol candidates from a symbol constellation by comparing an input sample (corresponding to an element of the input vector) with one or more prescribed thresholds; identifying at least one symbol satisfying prescribed minimum Euclidian distance criteria among multiple ambiguity symbols in the subset of best symbol candidates; and generating a subset of best symbols including a prescribed number of symbols from the symbol constellation determined to be closest to the input sample. The subset of best symbols is used in a subsequent iteration of the steps of generating the subset of best symbol candidates and identifying at least one symbol satisfying the prescribed minimum Euclidian distance criteria.Type: ApplicationFiled: December 21, 2010Publication date: June 21, 2012Inventors: Gennady Zilberman, Eliahou Arviv, Daniel Briker, Gil Naveh, Moshe Bukris
-
Publication number: 20120102381Abstract: An apparatus including a first circuit and a second circuit. The first circuit may be configured to store a block of data values arranged in a first order. The first circuit may be further configured to present a plurality of the data values in parallel in response to a plurality of address signals, where the data values are presented in a second order. The second circuit may be configured to generate the plurality of address signals in response to a first signal, a second signal and a third signal. The second circuit generally includes an even number of address generators configured to generate the plurality of address signals in parallel.Type: ApplicationFiled: October 26, 2010Publication date: April 26, 2012Inventors: Shai Kalfon, Moshe Bukris
-
Publication number: 20100235721Abstract: Described embodiments provide for rate matching with an encoded sequence of data bits. The encoded sequence of data bits is divided into two or more sub-blocks, with each sub-block having at least one column of bits, each including a set of valid bits. A set of dummy bits is generated and appended to each column of each sub-block. A starting point index for the set of valid bits within each sub-block is generated and the number of bits supported by the physical layer is determined. Only the valid bits of each sub-block are interleaved, based on each starting point index, until either i) there are no valid bits remaining, or ii) the number of interleaved bits reaches the number of bits supported by the physical layer. All dummy bits and any valid bits exceeding the number of bits supported by the physical layer are omitted.Type: ApplicationFiled: March 13, 2009Publication date: September 16, 2010Inventors: Moshe Bukris, Ido Gazit
-
Publication number: 20100191943Abstract: A digital signal processor (DSP) having (i) a processing pipeline for processing instructions received from an instruction cache (I-cache) and (ii) a branch-target-buffer (BTB) circuit for predicting branch-target instructions corresponding to received branch instructions. The DSP reduces the number of I-cache misses by coordinating its BTB and instruction pre-fetch functionalities. The coordination is achieved by tying together an update of branch-instruction information in the BTB circuit and a pre-fetch request directed at a branch-target instruction implicated in the update. In particular, if an update of the branch-instruction information is being performed, then, before the branch instruction implicated in the update reenters the processing pipeline, the DSP initiates a pre-fetch of the corresponding branch-target instruction.Type: ApplicationFiled: January 26, 2009Publication date: July 29, 2010Applicant: AGERE SYSTEMS INC.Inventor: Moshe Bukris
-
Patent number: 6765974Abstract: Terminal transmission method and the received signal model are used to develop two methods that estimate the starting time vicinity associated with a random access channel (RACH). First of said methods, called In*Qn RACH starting time vicinity estimation (STVE), multiplies the In and Qn branches of a sample and exacts the starting time of a preamble signal from the peak output of the phase metrics expression (for both even and odd periodicity). The second method, called (In+jQn)2 RACH STVE, performs a square operation on the received complex signal and calculates the peak output of the corresponding phase metric to extract the exact starting time of a preamble signal.Type: GrantFiled: July 19, 2000Date of Patent: July 20, 2004Assignee: Radwin Ltd.Inventors: Moshe Bukris, Amnon Tal, Matty Levanda