Patents by Inventor Naoki Umeda
Naoki Umeda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240141993Abstract: An oil control ring comprises: an oil ring having a pair of land parts arranged in a sliding direction and connected to each other by a web part; and a coil expander that biases the oil ring toward the outer circumferential side in the radial direction. The web part of the oil ring is provided with a plurality of window holes. In the axial cross-sectional view of the largest opening portion of the window hole in the axial direction of the oil ring, a width H1 in the sliding direction of the oil ring and a length L1 of a combustion chamber-side non-window hole part, which excludes the window hole, in the outer circumferential surface of the web part, satisfy the condition of 0.15>L1/H1?0.Type: ApplicationFiled: March 8, 2022Publication date: May 2, 2024Inventors: Akira HIKONE, Takashi OGURO, Noriaki AYUZAWA, Toshihiro YAMAOKA, Naoki UMEDA
-
Publication number: 20240027544Abstract: A detection device that fits a second connector provided on a tip of a cable and detects looseness at a connection portion between a first connector to which the cable is connected and the second connector includes a sensor that detects a distance to a tip face of the second connector in a sealed space formed in a state where the first connector and the second connector are fitted to each other; a controller that gives an output instruction to output a predetermined signal when the distance has changed by a predetermined threshold value or more from a reference distance, the reference distance being the distance at a predetermined reference time; and an output device that outputs the predetermined signal according to the output instruction.Type: ApplicationFiled: July 12, 2023Publication date: January 25, 2024Applicant: NEC Platforms, Ltd.Inventor: Naoki Umeda
-
Patent number: 11680537Abstract: The present invention addresses the problem of providing a cylinder liner or a cylinder bore, which can reduce not only friction on a sliding surface but also oil consumption. In a piston sliding direction of the cylinder bore, grooves of a second sliding region positioned on the side of crankcase have a higher groove area ratio at a depth of 0.3 ?m than grooves of a first sliding region positioned on the side of combustion chamber, and the groove area ratio is in a specific range, whereby friction and oil consumption can be reduced.Type: GrantFiled: November 6, 2019Date of Patent: June 20, 2023Assignees: TPR Co., Ltd., IPR Industry Co., Ltd.Inventors: Masayuki Ohira, Naoki Umeda, Seiji Tamaki, Takashi Sato, Takashi Oizumi
-
Publication number: 20230028095Abstract: A semiconductor nanoparticle aggregate that is an aggregate of core/shell type semiconductor nanoparticles including a core including In and P and a shell having one or more layers, in which a peak wavelength of an emission spectrum of the semiconductor nanoparticle aggregate is from 515 nm to 535 nm and a full width at half maximum of the emission spectrum is 43 nm or less. For each semiconductor nanoparticle, (1) an average value of a full width at half maximum of an emission spectrum is 15 nm or more, (2) a standard deviation of a peak wavelength of the emission spectrum is 12 nm or less, and (3) a standard deviation of the full width at half maximum of the emission spectrum is 2 nm or more.Type: ApplicationFiled: December 4, 2020Publication date: January 26, 2023Inventors: Naoki UMEDA, Takafumi MORIYAMA, Hirokazu SASAKI, Keisuke MATSUURA
-
Publication number: 20220372929Abstract: The present invention addresses the problem of providing a cylinder liner or a cylinder bore, which can reduce not only friction on a sliding surface but also oil consumption. In a piston sliding direction of the cylinder bore, grooves of a second sliding region positioned on the side of crankcase have a higher groove area ratio at a depth of 0.3 ?m than grooves of a first sliding region positioned on the side of combustion chamber, and the groove area ratio is in a specific range, whereby friction and oil consumption can be reduced.Type: ApplicationFiled: November 6, 2019Publication date: November 24, 2022Inventors: Masayuki Ohira, Naoki Umeda, Seiji Tamaki, Takashi Sato, Takashi Oizumi
-
Publication number: 20210382867Abstract: An information processing method includes: specifying a number of data of data respectively falling within one or a plurality of ranges respectively corresponding to a plurality of granularities stored in a memory in association with a specific identifier among a plurality of data; and determining a granularity of data of when outputting information regarding the specific identifier according to whether the number of data respectively falling within all the ranges corresponding to a same granularity in the plurality of granularities is equal to or larger than a predetermined threshold.Type: ApplicationFiled: May 11, 2021Publication date: December 9, 2021Applicant: FUJITSU LIMITEDInventors: Yuho Shiinoki, Naoki Umeda, Hisashi Sugawara, Yoshitaka Suehiro, Chikara Saito, Shigeo Yoshikawa
-
Publication number: 20200220743Abstract: An activity management device includes a data acquirer, an inferrer, an information acquirer, and an outputter. The data acquirer acquires in-residence data relating to a living environment of a user and acquired in a residence of the user. The inferrer infers a past or future change event in the lifestyle pattern of the user based on the in-residence data acquired by the data acquirer. The information acquirer acquires recommendation information which is information corresponding to the change event inferred by the inferrer and which prompts the user to perform an activity according to the change in the lifestyle pattern. The outputter outputs the recommendation information acquired by the information acquirer.Type: ApplicationFiled: March 13, 2020Publication date: July 9, 2020Inventors: Tomohiko FUJITA, Hidetoshi MITSUSHIO, Naoki UMEDA, Makoto KAWASAKI
-
Patent number: 10659249Abstract: An activity management device includes a data acquirer, an inferrer, an information acquirer, and an outputter. The data acquirer acquires in-residence data relating to a living environment of a user and acquired in a residence of the user. The inferrer infers a past or future change event in the lifestyle pattern of the user based on the in-residence data acquired by the data acquirer. The information acquirer acquires recommendation information which is information corresponding to the change event inferred by the inferrer and which prompts the user to perform an activity according to the change in the lifestyle pattern. The outputter outputs the recommendation information acquired by the information acquirer.Type: GrantFiled: October 9, 2015Date of Patent: May 19, 2020Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Tomohiko Fujita, Hidetoshi Mitsushio, Naoki Umeda, Makoto Kawasaki
-
Publication number: 20170302468Abstract: An activity management device includes a data acquirer, an inferrer, an information acquirer, and an outputter. The data acquirer acquires in-residence data relating to a living environment of a user and acquired in a residence of the user. The inferrer infers a past or future change event in the lifestyle pattern of the user based on the in-residence data acquired by the data acquirer. The information acquirer acquires recommendation information which is information corresponding to the change event inferred by the inferrer and which prompts the user to perform an activity according to the change in the lifestyle pattern. The outputter outputs the recommendation information acquired by the information acquirer.Type: ApplicationFiled: October 9, 2015Publication date: October 19, 2017Inventors: Tomohiko FUJITA, Hidetoshi MITSUSHIO, Naoki UMEDA, Makoto KAWASAKI
-
Patent number: 8891688Abstract: A no signal period detecting unit (10) detects a no signal period in which no receiver signal is received. A capture unit (7) captures a synchronous timing of the receiver signal on the basis of a correlation value which is worked out by a delayed correlation computing unit (6). Further, the capture unit (7) cancels the capture of the synchronous timing in the case where this no signal period is detected by the no signal period detecting unit (10).Type: GrantFiled: July 21, 2010Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Naoki Umeda, Mituru Maeda
-
Patent number: 8831152Abstract: The present invention provides a delay detector circuit that delivers performance at low cost and can reduce power consumption, and a receiver apparatus that uses this delay detector circuit. The delay detector circuit according to the present invention performs a part of decoding processing for decoding data transmitted by a transmitter apparatus based on a received wave of a two-phase modulation method. The receiver apparatus according to the present invention uses the delay detector circuit described above. Therefore the delay detector circuit and receiver apparatus of the present invention deliver performance at low cost and can reduce power consumption.Type: GrantFiled: July 8, 2010Date of Patent: September 9, 2014Assignee: Panasonic CorporationInventors: Naoki Umeda, Mituru Maeda
-
Publication number: 20140181988Abstract: A disclosed method includes: receiving one or plural processing instructions, each of which includes a result of an anonymizing processing, which is performed based on whether or not a plurality of data blocks that have a predetermined relationship exist, and a processing content to cause the result to be reflected, wherein each of the one or plural processing instructions is to be performed for a data block, for which the anonymizing processing has been performed; determining whether or not processing instructions, which include the one or plural received processing instructions, before outputting satisfy a predetermined condition; upon determining that the processing instructions before outputting satisfy the predetermined condition, outputting the processing instructions before outputting; and upon determining that the processing instructions before outputting do not satisfy the predetermined condition, keeping the processing instructions before outputting.Type: ApplicationFiled: October 29, 2013Publication date: June 26, 2014Applicant: FUJITSU LIMITEDInventors: Naoki Umeda, Yoshihide Tomiyama, Naoya Kanasako, Hayato Okada
-
Patent number: 8744019Abstract: The present invention provides a delay detector circuit that delivers performance at low cost and can reduce power consumption, and a receiver apparatus that uses this delay detector circuit. The delay detector circuit according to the present invention performs a part of the decoding processing for decoding data transmitted by a transmitter apparatus based on a received wave. The receiver apparatus according to the present invention uses the delay detector circuit described above. Therefore the delay detector circuit and receiver apparatus of the present invention deliver performance at low cost and can reduce power consumption.Type: GrantFiled: July 6, 2010Date of Patent: June 3, 2014Assignee: Panasonic CorporationInventors: Naoki Umeda, Mituru Maeda
-
Publication number: 20130139767Abstract: A cooling system for a piston of an internal combustion engine includes a cooling channel (34) designed as an oil passage embedded in the piston and arranged adjacent to a top ring groove, and an oil supply portion (8) that supplies oil to the cooling channel. An amount of oil supplied from the oil supply portion to the cooling channel is made larger when an amount of heat generated in a combustion chamber is large than when the amount of heat generated in the combustion chamber is small.Type: ApplicationFiled: June 6, 2011Publication date: June 6, 2013Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, ART METAL MFG, CO., LTD., TPR CO., LTD.Inventors: Takashi Koyama, Naoki Umeda, Masao Ishida, Satoshi Nagata, Kenichi Harashina, Hideaki Nakasone, Ichiro Tsukada, Akinori Toyoshima, Masaya Hirano
-
Publication number: 20120307943Abstract: Ano signal period detecting unit (10) detects a no signal period in which no receiver signal is received. A capture unit (7) captures a synchronous timing of the receiver signal on the basis of a correlation value which is worked out by a delayed correlation computing unit (6). Further, the capture unit (7) cancels the capture of the synchronous timing in the case where this no signal period is detected by the no signal period detecting unit (10).Type: ApplicationFiled: July 21, 2010Publication date: December 6, 2012Applicant: PANASONIC CORPORATIONInventors: Naoki Umeda, Mituru Maeda
-
Publication number: 20120294397Abstract: The present invention provides a delay detector circuit that delivers performance at low cost and can reduce power consumption, and a receiver apparatus that uses this delay detector circuit. The delay detector circuit according to the present invention performs a part of the decoding processing for decoding data transmitted by a transmitter apparatus based on a received wave. The receiver apparatus according to the present invention uses the delay detector circuit described above. Therefore the delay detector circuit and receiver apparatus of the present invention deliver performance at low cost and can reduce power consumption.Type: ApplicationFiled: July 6, 2010Publication date: November 22, 2012Applicant: PANASONIC CORPORATIONInventors: Naoki Umeda, Mituru Maeda
-
Publication number: 20120294394Abstract: The present invention provides a delay detector circuit that delivers performance at low cost and can reduce power consumption, and a receiver apparatus that uses this delay detector circuit. The delay detector circuit according to the present invention performs a part of decoding processing for decoding data transmitted by a transmitter apparatus based on a received wave of a two-phase modulation method. The receiver apparatus according to the present invention uses the delay detector circuit described above. Therefore the delay detector circuit and receiver apparatus of the present invention deliver performance at low cost and can reduce power consumption.Type: ApplicationFiled: July 8, 2010Publication date: November 22, 2012Applicant: PANASONIC CORPORATIONInventors: Naoki Umeda, Mituru Maeda
-
Patent number: 7926337Abstract: A vehicle locking device locking a vehicle on a chassis dynamometer, equipped with rollers allowing driving wheels of the vehicle placed thereon, while keeping the driving wheels thereof placed on the rollers, was configured so as to detect angles of traction, to determine traction forces optimum for hauling the vehicle based on the detected angles, and to control the vehicle locking device based on thus-determined traction forces so as to take up a belt, aiming at readily and stably locking a test vehicle under optimum traction forces.Type: GrantFiled: November 26, 2008Date of Patent: April 19, 2011Assignees: Ono Sokki Co., Ltd., Honda Motor Co., Ltd.Inventors: Isamu Inoue, Atsushi Shibata, Naoki Umeda, Shuichi Tsukatsune, Haruhiko Tateno, Takahiro Matsumoto
-
Publication number: 20090133484Abstract: A vehicle locking device locking a vehicle on a chassis dynamometer, equipped with rollers allowing driving wheels of the vehicle placed thereon, while keeping the driving wheels thereof placed on the rollers, was configured so as to detect angles of traction, to determine traction forces optimum for hauling the vehicle based on the detected angles, and to control the vehicle locking device based on thus-determined traction forces so as to take up a belt, aiming at readily and stably locking a test vehicle under optimum traction forces.Type: ApplicationFiled: November 26, 2008Publication date: May 28, 2009Applicants: ONO SOKKI CO., LTD., Honda Motor Co., Ltd.Inventors: Isamu INOUE, Atsushi Shibata, Naoki Umeda, Shuichi Tsukatsune, Haruhiko Tateno, Takahiro Matsumoto
-
Publication number: 20040142867Abstract: An object of the present invention is to provide a safe proteinic preparation having uniform quality, stability even for preservation for a long period and containing no virus, protein and peptide having pathogenicity and bad affection.Type: ApplicationFiled: January 13, 2004Publication date: July 22, 2004Inventors: Kiyomoto Oi, Makoto Sato, Naoki Umeda