Patents by Inventor Nathan R. Hiltebeitel
Nathan R. Hiltebeitel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5430679Abstract: A fuse download system for programming decoders for redundancy. Auxiliary fuse banks have sets of fuses that store logic states that (a) select a redundant decoder and (b) indicate the address of a faulty row/column of memory cells. When the chip is first powered up, each set of fuses is accessed and downloaded to program selected redundant decoders. Because the fuse sets can be dynamically assigned to redundant decoders on an any-for-any basis, the fault tolerance of the redundancy system is enhanced.Type: GrantFiled: September 10, 1993Date of Patent: July 4, 1995Assignee: International Business Machines CorporationInventors: Nathan R. Hiltebeitel, Dale E. Pontius, Steven W. Tomashot
-
Patent number: 5418738Abstract: A programmable storage element for redundancy-programing includes a programmable antifuse circuit, which includes a plurality of first resistors and a switching circuit for coupling the first resistors in series in response to a plurality of first control signals and for coupling the first resistors in parallel in response to a plurality of second control signals to permit programing of the first resistors, and a sensing circuit for determining whether or not the first resistors have been programmed. The state of the first resistors is determined by comparing a first voltage drop across the first resistors with a second voltage drop across a second resistor. Each of the first resistors is an unsilicided polysilicon conductor which has an irreversible resistance decrease when a predetermined threshold current is applied for a minimum period of time.Type: GrantFiled: April 1, 1994Date of Patent: May 23, 1995Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Badih El-Kareh, Wayne F. Ellis, Duane E. Galbi, Nathan R. Hiltebeitel, William R. Tonti, Josef S. Watts
-
Patent number: 5334880Abstract: A programmable storage element for redundancy-programming includes a programmable antifuse circuit, which includes a plurality of first resistors and a switching circuit for coupling the first resistors in series in response to a plurality of first control signals and for coupling the first resistors in parallel in response to a plurality of second control signals to permit programming of the first resistors, and a sensing circuit for determining whether or not the first resistors have been programmed. The state of the first resistors is determined by comparing a first voltage drop across the first resistors with a second voltage drop across a second resistor. Each of the first resistors is an unsilicided polysilicon conductor which has an irreversible resistance decrease when a predetermined threshold current is applied for a minimum period of time.Type: GrantFiled: April 30, 1991Date of Patent: August 2, 1994Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Badih El-Kareh, Wayne F. Ellis, Duane E. Galbi, Nathan R. Hiltebeitel, William R. Tonti, Josef S. Watts
-
Patent number: 5257237Abstract: The selection in a dual port memory device of data from a serial access memory register having a lower byte and an upper byte of data is described herein. In one embodiment, the register is partitioned lengthwise into two sections, corresponding to, for example, a frame buffer A and a frame buffer B. On each serial clock cycle, frame buffer A or frame buffer B for each byte of data may be selected from the register. Each of the selected bytes of data are then passed to a serial output port. In another embodiment, the lower byte of data corresponds to, for example, a frame buffer A and the upper byte corresponds to a frame buffer B. Then either the upper byte or lower byte of data is selected to be output on the serial port.Type: GrantFiled: November 12, 1991Date of Patent: October 26, 1993Assignee: International Business Machines CorporationInventors: Michael A. Aranda, Andrew D. Bowen, Timothy J. Ebbers, Randall L. Henderson, Nathan R. Hiltebeitel, Robert Tamlyn
-
Patent number: 5065368Abstract: An implementation of a serial access memory register that facilitates the selecting from two alternate frame buffers on a per pixel basis. The frame buffers are each stored in a portion of a row in a single video RAM. Following data transfer to the serial access memory register, data from each of the two frame buffers is available. A double buffer select signal controls the selection of which half of the serial access memory register will put data on the output bus for each serial clock signal. The serial clock increments the address pointers in both halves of the serial access memory port simultaneously.Type: GrantFiled: May 16, 1989Date of Patent: November 12, 1991Assignee: International Business Machines CorporationInventors: Satish Gupta, Randall L. Henderson, Nathan R. Hiltebeitel, Robert Tamlyn, Steven W. Tomashot, Todd Williams
-
Patent number: 5001672Abstract: An implementation of a serial access memory register facility which allows the external selection of the portion of the SAM to be scanned out. A control signal is provided which causes the reloading of serial access memory address counter causing the reloading of serial access memory address counter causing the serial scanning to shift from one to another of the serial access memory registers. The result is an ability to select a stopping point when scanning out of the serial access memory. Thus, the present invention implements the ability in a video random access memory to specify both the starting and ending points of the data to be scanned out of the serial access memory. The preferred embodiment replaces the QSF status pin with a control pin to preserve the packaging configuration of standard VRAMs.Type: GrantFiled: May 16, 1989Date of Patent: March 19, 1991Assignee: International Business Machines CorporationInventors: Timothy J. Ebbers, Satish Gupta, Randall L. Henderson, Nathan R. Hiltebeitel, Robert Tamlyn, Steven W. Tomashot, Todd Williams
-
Patent number: 4984214Abstract: A dual-port DRAM in which a single serial latch is shared between two pairs of folded bit lines from two arrays of memory cells. A first set of mux devices selects one of the two pairs of folded bit lines from each of the arrays, and a second set of mux devices selectively couple one of the remaining folded bit line pairs to either the parallel port or the serial latch for access to the serial port. This arrangement greatly decreases the consumption of chip real estate. At the same time, it makes unlimited vertical scrolling possible through the use of a copy mode that can be carried out in two operating cycles, and facilitates masked writing, while at the same time reducing clocking complexity.Type: GrantFiled: December 5, 1989Date of Patent: January 8, 1991Assignee: International Business Machines CorporationInventors: Nathan R. Hiltebeitel, Robert Tamlyn, Steven W. Tomashot