Patents by Inventor Navinchandra Kalidas
Navinchandra Kalidas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7795072Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: GrantFiled: April 9, 2008Date of Patent: September 14, 2010Assignee: Texas Instruments IncorporatedInventors: Michael A. Lamson, Navinchandra Kalidas
-
Publication number: 20080195990Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: ApplicationFiled: April 9, 2008Publication date: August 14, 2008Inventors: Michael A. Lamson, Navinchandra Kalidas
-
Patent number: 7309648Abstract: Disclosed is a semiconductor device that includes an electrically insulating, sheet-like substrate with first and second surfaces, at least one opening, and a certain thickness. On the first surface are a plurality of electrically conductive routing strips and a plurality of contact pads; at least one of the contact pads is electrically connected with at least one of the routing strips, and may have a solder body attached. A semiconductor chip is positioned in the opening while leaving a gap to the substrate; the chip has an active surface including at least one bond pad, and a passive surface substantially coplanar with the second substrate surface. Substrate thickness and chip thickness may be substantially equal. Bonding elements bridge the gap to connect electrically bond pad and routing strip.Type: GrantFiled: September 6, 2006Date of Patent: December 18, 2007Assignee: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Jeremias P Libres, Michael P Pierce
-
Publication number: 20070020808Abstract: Disclosed is a semiconductor device that includes an electrically insulating, sheet-like substrate with first and second surfaces, at least one opening, and a certain thickness. On the first surface are a plurality of electrically conductive routing strips and a plurality of contact pads; at least one of the contact pads is electrically connected with at least one of the routing strips, and may have a solder body attached. A semiconductor chip is positioned in the opening while leaving a gap to the substrate; the chip has an active surface including at least one bond pad, and a passive surface substantially coplanar with the second substrate surface. Substrate thickness and chip thickness may be substantially equal. Bonding elements bridge the gap to connect electrically bond pad and routing strip.Type: ApplicationFiled: September 6, 2006Publication date: January 25, 2007Applicant: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Jeremias Libres, Michael Pierce
-
Patent number: 7135781Abstract: Disclosed is a semiconductor device that includes an electrically insulating, sheet-like substrate (301) with first and second surfaces (301a, 301b), at least one opening (310), and a certain thickness (302). On the first surface are a plurality of electrically conductive routing strips and a plurality of contact pads (330); at least one of the contact pads is electrically connected with at least one of the routing strips, and may have a solder body (901) attached. A semiconductor chip (102) is positioned in the opening while leaving a gap (311) to the substrate; the chip has an active surface (102a) including at least one bond pad (103), and a passive surface (102b) substantially coplanar with the second substrate surface (301b). Substrate thickness and chip thickness may be substantially equal. Bonding elements (501) bridge the gap to connect electrically bond pad and routing strip.Type: GrantFiled: August 10, 2004Date of Patent: November 14, 2006Assignee: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Jeremias P. Libres, Michael P. Pierce
-
Publication number: 20060185895Abstract: An insulating substrate comprises an orderly and repetitive arrangement of a plurality of metal pads (320, 321) of about the same size interconnected by conductive traces (330), wherein these traces form parallel equidistant rows. The plurality of pads is divided in sub-arrays (380, 381) of equal numbers of pads. The pads in each sub-array are positioned so that the corresponding pad of each following row is located at a predetermined angle (370) relative to the corresponding pad of the preceding row, and the angle is selected for minimizing the pitch of the traces, center to center, and maximizing the pad density. Further, the respective traces of each sub-array are connected so that the pads of one sub-array are positioned as the mirror image of the pads of the adjacent sub-arrays.Type: ApplicationFiled: February 24, 2005Publication date: August 24, 2006Inventor: Navinchandra Kalidas
-
Publication number: 20060063304Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: ApplicationFiled: November 7, 2005Publication date: March 23, 2006Inventors: Michael Lamson, Navinchandra Kalidas
-
Publication number: 20060033219Abstract: A semiconductor device comprising an electrically insulating, sheet-like substrate (301) with first and second surfaces (301a, 301b), at least one opening (310), and a certain thickness (302). On the first surface are a plurality of electrically conductive routing strips and a plurality of contact pads (330); at least one of the contact pads is electrically connected with at least one of the routing strips, and may have a solder body (901) attached. A semiconductor chip (102) is positioned in the opening while leaving a cap (311) to the substrate; the chip has an active surface (102a) including at least one bond pad (103), and a passive surface (102b) substantially coplanar with the second substrate surface (301b). Substrate thickness and chip thickness may be substantially equal. Bonding elements (501) bridge the gap to connect electrically bond pad and routing strip.Type: ApplicationFiled: August 10, 2004Publication date: February 16, 2006Inventors: Navinchandra Kalidas, Jeremias Libres, Michael Pierce
-
Patent number: 6995037Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: GrantFiled: December 1, 2003Date of Patent: February 7, 2006Assignee: Texas Instruments IncorporatedInventors: Michael A. Lamson, Navinchandra Kalidas
-
Publication number: 20050093170Abstract: An integrated interconnect package for a semiconductor die and a method for assembling the die into the integrated interconnect package. The method may comprise placing the active face of the die onto an adhesive disposed on a sacrificial carrier, and applying an encapsulant over the backside of the die, forming a substantially rigid assembly structure. The assembly structure is separated from the adhesive, and an insulating material is applied to the active face of the die and patterned by a photolithography operation, creating at least one opening through the insulating material for exposing at least one die bond pad. A conductive material is then applied over the insulating material, flowing into the openings to contact the bond pads. The conductive material is then patterned by a photolithography operation, removing at least a portion of the conductive material to create a plurality of electrical traces and package terminals.Type: ApplicationFiled: October 29, 2003Publication date: May 5, 2005Applicant: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Jeremias Libres
-
Patent number: 6794743Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: GrantFiled: August 3, 2000Date of Patent: September 21, 2004Assignee: Texas Instruments IncorporatedInventors: Michael A. Lamson, Navinchandra Kalidas
-
Publication number: 20040108586Abstract: A high-performance, high I/O ball grid array substrate, designed for integrated circuit flip-chip assembly and having two patterned metal layers, comprising: an insulating layer having a first surface, a second surface and a plurality of vias filled with metal. Said first surface having one of said metal layers attached to provide electrical ground potential, and having a plurality of electrically insulated openings for outside electrical contacts. An outermost insulating film protecting the exposed surface of said ground layer, said film having a plurality of openings filled with metal suitable for solder ball attachment. Said second surface having the other of said metal layers attached, portions thereof being configured as a plurality of electrical signal lines, further portions as a plurality of first electrical power lines, and further portions as a plurality of second electrical power lines, selected signal and power lines being in contact with said vias.Type: ApplicationFiled: December 1, 2003Publication date: June 10, 2004Inventors: Michael A. Lamson, Navinchandra Kalidas
-
Patent number: 6396136Abstract: A package for a flip chip integrated circuit including an interposer with electrical interconnecting for signal, power, and ground contacts. Routing is accomplished on only two conductor layers through the use of selective planes and buses. Multiple power planes are provided on a single conductor level to support circuits having different operating voltages. A unique cavity down BGA package for a flip chip interconnected integrated circuit is provided by adhering the interposer to a thermally conductive stiffener or base, and using solder balls to attach the frame to the base and interposer. The assemblage forms a chip cavity with interconnecting vias to external BGA solder balls terminals located in the perimeter frame.Type: GrantFiled: December 22, 1999Date of Patent: May 28, 2002Assignee: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Masood Murtuza, Raymond W. Thompson
-
Publication number: 20010013654Abstract: A package 300 for a flip chip integrated 331 circuit including an interposer 303 with electrical interconnecting for signal, power, and ground contacts. Routing is accomplished on only two conductor layers through the use of selective planes and buses. Multiple power planes are provided on a single conductor level to support circuits having different operating voltages. A unique cavity down BGA package for a flip chip interconnected integrated circuit is provided by adhering the interposer to a thermally conductive stiffener or base 304, and using solder balls 308 to attach the frame to the base and interposer. The assemblage forms a chip cavity with interconnecting vias to external BGA solder balls terminals located in the perimeter frame.Type: ApplicationFiled: December 22, 1999Publication date: August 16, 2001Inventors: NAVINCHANDRA KALIDAS, MASOOD MURTUZA, RAYMOND W THOMPSON
-
Patent number: 6084777Abstract: A ball grid array package (10) is provided that includes a heat spreader (14), a stiffener (13), a substrate (16), and a die or chip (12). The stiffener (13) is mounted to the heat spreader (14) and has a cavity formed therein. The stiffener (13) may serve as either a ground plane or a power plane of ball grid array package (10), depending on the desired implementation. The substrate (16) includes a signal plane (30) and a power bus (28) on a first surface and has a cavity formed therein. The substrate (16) is mounted to the stiffener (13) through a second surface. The substrate (16) further having at least one hole formed from the first surface to the second surface and a plurality of solder balls, similar to solder ball (20), to provide an external connection to the ball grid array package (10).Type: GrantFiled: April 23, 1998Date of Patent: July 4, 2000Assignee: Texas Instruments IncorporatedInventors: Navinchandra Kalidas, Nozar Hassanzadeh, Michael A. Lamson
-
Patent number: 5976914Abstract: In accordance with the invention, integrated circuit dies may be packaged in a plastic package employing an area area array technology such as a conductive ball grid array, column grid array or pin grid array. One aspect of the invention is an integrated circuit package (10) which includes an electronic circuit enclosed by a plastic body (12, 14). The molded plastic body has a first major surface opposing a second major surface. The first major surface of integrated circuit (10) has a plurality of openings therein. One of a plurality of conductive pads (18) is adjacent to each one of the openings and is electrically connected to the electronic circuit. Each of a plurality of conductors (20) is electrically connected to one of the pads (18) and protrudes from one of the openings (22).Type: GrantFiled: August 26, 1997Date of Patent: November 2, 1999Assignee: Texas Instruments IncorporatedInventors: John H. Abbott, Navinchandra Kalidas, Raymond W. Thompson
-
Patent number: 5895967Abstract: A ball grid array package (62) having a deformable metal layer (20) is provided that includes a heat spreader (60), a stiffener (40) having a cavity and mounted to the heat spreader (60), a substrate (22), and a die (50). The substrate (22) includes a dielectric layer (10) with a cavity and cut-outs, the deformable metal layer (20), and a plurality of electrical traces for connection to solder balls. The dielectric layer (10) couples to the stiffener (40) through a second side and to the deformable metal layer (20) through the first side. The deformable metal layer (20) includes a cavity, a power ring (26), a ground ring (24), and a plurality of traces serving as either a ground connection, a signal connection, or a power connection for coupling with the plurality of solder balls.Type: GrantFiled: July 1, 1998Date of Patent: April 20, 1999Assignee: Texas Instruments IncorporatedInventors: William P. Stearns, Nozar Hassanzadeh, Navinchandra Kalidas
-
Patent number: 5777382Abstract: In accordance with the invention, integrated circuit dies may be packaged in a plastic package employing an area area array technology such as a conductive ball grid array, column grid array or pin grid array. One aspect of the invention is an integrated circuit package(10) which includes an electronic circuit enclosed by a plastic body (12, 14). The molded plastic body has a first major surface opposing a second major surface. The first major surface of integrated circuit (10) has a plurality of openings therein. One of a plurality of conductive pads (18) is adjacent to each one of the openings and is electrically connected to the electronic circuit. Each of a plurality of conductors (20) is electrically connected to one of the pads (18) and protrudes from one of the openings (22).Type: GrantFiled: December 19, 1996Date of Patent: July 7, 1998Assignee: Texas Instruments IncorporatedInventors: John H. Abbott, Navinchandra Kalidas, Raymond W. Thompson
-
Patent number: 4540226Abstract: An electronic connection socket for connecting an electronic package and including a body of nonconductive material, an electronic device fabricated upon a semiconductor substrate located upon the body. The electronic device includes several bonding pads. The socket includes a set of pins to provide interconnection to external electronic devices. The body also includes pin sockets providing interconnection to the electronic package. The pins and pin sockets of the body are also connected to the bonding pads of the electronic device. To provide the electrical interconnection between the electronic package, the electronic device located upon the semiconductor substrate in the socket body and the external circuitry connected to the body.Type: GrantFiled: January 3, 1983Date of Patent: September 10, 1985Assignee: Texas Instruments IncorporatedInventors: Raymond W. Thompson, Navinchandra Kalidas, John H. Abbott, David S. Laffitte