Patents by Inventor Nian-Kai Zous
Nian-Kai Zous has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8111547Abstract: A multi-bit flash memory and a reading method thereof. Multiple reference memory cells for saving reserved data are provided to operate together with multiple data memory cells. Before the data memory cells are read, data stored in the reference memory cell is sensed based on a present reference current. Then, a value of a new reference current for reading the data memory cells is determined according to a difference between the sensed data and the reserved data.Type: GrantFiled: December 11, 2009Date of Patent: February 7, 2012Assignee: Macronix International Co., Ltd.Inventors: Yung-Feng Lin, Nian-Kai Zous, I-Jen Huang, Yin-Jen Chen
-
Patent number: 7961513Abstract: A method for programming a MLC memory includes (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: GrantFiled: August 19, 2009Date of Patent: June 14, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Publication number: 20100085809Abstract: A multi-bit flash memory and a reading method thereof. Multiple reference memory cells for saving reserved data are provided to operate together with multiple data memory cells. Before the data memory cells are read, data stored in the reference memory cell is sensed based on a present reference current. Then, a value of a new reference current for reading the data memory cells is determined according to a difference between the sensed data and the reserved data.Type: ApplicationFiled: December 11, 2009Publication date: April 8, 2010Applicant: MACRONIX INTERNATIONAL CO. LTD.Inventors: Yung-Feng LIN, Nian-Kai Zous, I-Jen Huang, Yin-Jen Chen
-
Patent number: 7643337Abstract: A multi-bit flash memory and a reading method thereof. Multiple reference memory cells for saving reserved data are provided to operate together with multiple data memory cells. Before the data memory cells are read, data stored in the reference memory cell is sensed based on a present reference current. Then, a value of a new reference current for reading the data memory cells is determined according to a difference between the sensed data and the reserved data.Type: GrantFiled: July 17, 2007Date of Patent: January 5, 2010Assignee: Macronix International Co., Ltd.Inventors: Yung-Feng Lin, Nian-Kai Zous, I-Jen Huang, Yin-Jen Chen
-
Publication number: 20090303792Abstract: A method for programming a MLC memory is provided. The MLC memory has a number of bits, and each bit has a number of programmed states. Each programmed state has a first PV level. The method comprises (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: ApplicationFiled: August 19, 2009Publication date: December 10, 2009Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Patent number: 7596028Abstract: Methods for programming and program verification of a flash memory are described that ease the buried drain contact induced operation and increase the retention window. In a first aspect of the invention, a program operation method provides varying program biases which are applied to different groups of memory cells. The program biases can be supplied as drain bias voltages or gate bias voltages. The program biases vary depending on which group of memory cells is programmed. In one embodiment, a first drain voltage VD1 is applied to the first group of memory cells M0 and Mn. A second drain voltage VD2 is applied to the second group of memory cells M1 and Mn-1, where VD2=VD1+?VD. In a second aspect of the invention, a plurality of program verification voltage levels are selected to verify that the memory cells pass the program voltage levels.Type: GrantFiled: December 28, 2006Date of Patent: September 29, 2009Assignee: Macronix International Co., Ltd.Inventors: Ming Shiang Chen, Wen Pin Lu, I-Jen Huang, Chi Yuan Chin, Nian-Kai Zous
-
Patent number: 7580292Abstract: A method for programming a MLC memory is provided. The MLC memory has a number of bits, and each bit has a number of programmed states. Each programmed state has a first PV level. The method includes (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: GrantFiled: June 14, 2007Date of Patent: August 25, 2009Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Publication number: 20090021978Abstract: A multi-bit flash memory and a reading method thereof. Multiple reference memory cells for saving reserved data are provided to operate together with multiple data memory cells. Before the data memory cells are read, data stored in the reference memory cell is sensed based on a present reference current. Then, a value of a new reference current for reading the data memory cells is determined according to a difference between the sensed data and the reserved data.Type: ApplicationFiled: July 17, 2007Publication date: January 22, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yung-Feng Lin, Nian-Kai Zous, I-Jen Huang, Yin-Jen Chen
-
Publication number: 20080310223Abstract: A method for programming a MLC memory is provided. The MLC memory has a number of bits, and each bit has a number of programmed states. Each programmed state has a first PV level. The method comprises (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: ApplicationFiled: June 14, 2007Publication date: December 18, 2008Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Publication number: 20080158966Abstract: Methods for programming and program verification of a flash memory are described that ease the buried drain contact induced operation and increase the retention window. In a first aspect of the invention, a program operation method provides varying program biases which are applied to different groups of memory cells. The program biases can be supplied as drain bias voltages or gate bias voltages. The program biases vary depending on which group of memory cells is programmed. In one embodiment, a first drain voltage VD1 is applied to the first group of memory cells M0 and Mn. A second drain voltage VD2 is applied to the second group of memory cells M1 and Mn-1, where VD2=VD1+?VD. In a second aspect of the invention, a plurality of program verification voltage levels are selected to verify that the memory cells pass the program voltage levels.Type: ApplicationFiled: December 28, 2006Publication date: July 3, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ming-Shiang Chen, Wen-Pin Lu, I-Jen Huang, Chi Yuan Chin, Nian-Kai Zous
-
Patent number: 7187590Abstract: A process and a memory architecture for operating a charge trapping memory cell is provided. The method for operating the memory cell includes establishing a high threshold state in the memory cell by injecting negative charge into the charge trapping structure to set a high state threshold. The method includes using a self-converging biasing procedure to establish a low threshold state for the memory cell by reducing the negative charge in the charge trapping structure to set the threshold voltage for the cell to a low threshold state. The negative charge is reduced in the memory cell by applying a bias procedure including at least one bias pulse. The bias pulse balances charge flow into and out of the charge trapping layer to achieve self-convergence on a desired threshold level. Thereby, an over-erase condition is avoided.Type: GrantFiled: June 24, 2004Date of Patent: March 6, 2007Assignee: Macronix International Co., Ltd.Inventors: Nian-Kai Zous, Wen-Jer Tsai, Hung-Yueh Chen, Tao Cheng Lu
-
Publication number: 20050237813Abstract: A process and a memory architecture for operating a charge trapping memory cell is provided. The method for operating the memory cell includes establishing a high threshold state in the memory cell by injecting negative charge into the charge trapping structure to set a high state threshold. The method includes using a self-converging biasing procedure to establish a low threshold state for the memory cell by reducing the negative charge in the charge trapping structure to set the threshold voltage for the cell to a low threshold state. The negative charge is reduced in the memory cell by applying a bias procedure including at least one bias pulse. The bias pulse balances charge flow into and out of the charge trapping layer to achieve self-convergence on a desired threshold level. Thereby, an over-erase condition is avoided.Type: ApplicationFiled: June 24, 2004Publication date: October 27, 2005Inventors: Nian-Kai Zous, Wen-Jer Tsai, Hung-Yueh Chen, Tao-Cheng Lu
-
Patent number: 6812099Abstract: A method for fabricating a non-volatile memory having a P-type floating gate is described. A tunneling layer is formed on a substrate and then a first patterned polysilicon layer is formed on the tunneling layer. A buried drain is formed in the substrate beside the first polysilicon layer and then an insulating structure is formed on the tunneling layer on the buried drain. Thereafter, a second polysilicon layer is formed on the first polysilicon layer to constitute a floating gate together with the first polysilicon layer. A P-type ion is implanted into the second polysilicon layer and then a dielectric layer and a control gate are sequentially formed on the floating gate. A thermal process is then performed to make the P-type, ion in the second polysilicon layer diffuse into the first polysilicon layer.Type: GrantFiled: May 2, 2002Date of Patent: November 2, 2004Assignee: MACRONIX International Co., Ltd.Inventors: Hung-Sui Lin, Nian-Kai Zous, Tao-Cheng Lu, Kent Kuohua Chang
-
Patent number: 6720614Abstract: A method for operating a P-channel SONOS memory device that has a charge trapping layer located on a substrate, a gate electrode located on the trapping layer, two doped regions located in the substrate at each side of the charge trapping layer. The two doped regions are set to be a drain region and a source region. When a programming action is intended, the gate electrode and the drain region are applied with a first negative high-level bias, and the source region and the substrate are applied with a grounded voltage. When an erasing action is intended, the gate electrode is a second negative bias which is smaller than the first negative voltage in absolute value. In the mean time, the drain region is applied with the third negative bias and the substrate is applied with a grounded voltage. The third negative voltage is larger than the second negative bias in absolute value.Type: GrantFiled: December 4, 2001Date of Patent: April 13, 2004Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Nian-Kai Zous, Han-Chao Lai, Tao-Cheng Lu
-
Publication number: 20030199143Abstract: A method for fabricating a non-volatile memory having a P-type floating gate is described. A tunneling layer is formed on a substrate and then a first patterned polysilicon layer is formed on the tunneling layer. A buried drain is formed in the substrate beside the first polysilicon layer and then an insulating structure is formed on the tunneling layer on the buried drain. Thereafter, a second polysilicon layer is formed on the first polysilicon layer to constitute a floating gate together with the first polysilicon layer. A P-type ion is implanted into the second polysilicon layer and then a dielectric layer and a control gate are sequentially formed on the floating gate. A thermal process is then performed to make the P-type, ion in the second polysilicon layer diffuse into the first polysilicon layer.Type: ApplicationFiled: May 2, 2002Publication date: October 23, 2003Inventors: Hung-Sui Lin, Nian-Kai Zous, Tao-Cheng Lu, Kent Kuohua Chang
-
Patent number: 6563752Abstract: A qualification test method for a non-volatile memory includes determining a relation curve between the programming voltage and the lifetime of the memory cell. A programming voltage with respect to the memory array within the expected lifetime is estimated. According to the relation curve, the accelerating test voltage and the test time period corresponding to the programming voltage operated in the expected lifetime are computed out. The test is performed for the test time period under the accelerating test voltage. All the memory cells at the programmed state are tested to see if the original programmed state still remains. If the programmed state remains, the memory array is judged to have the life period. If the programmed state does not remain, the memory array is judged to have no the life period.Type: GrantFiled: August 30, 2001Date of Patent: May 13, 2003Assignee: Macronix International Co., Ltd.Inventors: Wen-Jer Tsai, Nian-Kai Zous, Ta-Hui Wang
-
Publication number: 20030036250Abstract: A method for operating a P-channel SONOS memory device that has a charge trapping layer located on a substrate, a gate electrode located on the trapping layer, two doped regions located in the substrate at each side of the charge trapping layer. The two doped regions are set to be a drain region and a source region. When a programming action is intended, the gate electrode and the drain region are applied with a first negative high-level bias, and the source region and the substrate are applied with a grounded voltage. When an erasing action is intended, the gate electrode is a second negative bias which is smaller than the first negative voltage in absolute value. In the mean time, the drain region is applied with the third negative bias and the substrate is applied with a grounded voltage. The third negative voltage is larger than the second negative bias in absolute value.Type: ApplicationFiled: December 4, 2001Publication date: February 20, 2003Inventors: Hung-Sui Lin, Nian-Kai Zous, Han-Chao Lai, Tao-Cheng Lu
-
Patent number: 6512710Abstract: A reliability test method for a non-volatile memory. A relation curve of gate voltage versus read current degradation rate is obtained. The read current degradation rate of an actual gate voltage is estimated. From the relation curve, an accelerated test gate voltage and a test time corresponding to the actual gate voltage are obtained. With the accelerated test gate voltage, the test is continuously performed within the test time. Afterward, a test result of the memory is then obtained and, by the result, it is judged whether the data is valid or not. If the data is right (retained), the memory can be guarantied to have an expected lifetime; if the data is wrong (lost), the memory is judged as fails to pass the lifetime test.Type: GrantFiled: December 4, 2001Date of Patent: January 28, 2003Assignee: Macronix International Co., Ltd.Inventors: Wen-Jer Tsai, Lan Ting Huang, Nian-Kai Zous, Ta-Hui Wang
-
Patent number: 6498377Abstract: A nitride read only memory device that includes a substrate having a source region, a drain region, and a channel region formed therebetween, a first oxide layer formed over the channel region, a nitride layer formed over the first oxide layer, a second oxide layer formed over the nitride layer, a gate structure formed over the second oxide layer, wherein a region in the substrate underneath the gate structure excludes one of the source and drain regions, a plurality of sidewall spacers formed over the nitride layer and contiguous with the gate structure, and at least one injection point for injecting electrons into the nitride layer, wherein the injection point is located at a junction between the channel region and one of the source and drain regions, and wherein electron charges are stored in portions of the nitride layer underneath the sidewall spacers.Type: GrantFiled: March 21, 2002Date of Patent: December 24, 2002Assignee: Macronix International, Co., Ltd.Inventors: Hung-Sui Lin, Nian Kai Zous, Han Chao Lai, Tao Cheng Lu
-
Patent number: 6445614Abstract: An accelerated test for a non-volatile memory. A threshold voltage variation standard for assessment is selected. A set of negative gate bias voltages is applied to the gate terminals of the non-volatile memory to conduct the accelerated testing and obtain a test result. A curve relating lifetime and negative gate bias voltage is derived from the test result. According to the threshold voltage variation standard, the lifetime of the non-volatile memory is found. A word line negative gate bias voltage generator is coupled to a word line driver to apply a set of negative gate bias voltages to the gate terminals of programmed memory cells and conduct an accelerated testing.Type: GrantFiled: August 14, 2001Date of Patent: September 3, 2002Assignee: Macronix International Co., Ltd.Inventors: Wen-Jer Tsai, Nian-Kai Zous, Ta-Hui Wang