Patents by Inventor Nicholas Holmberg
Nicholas Holmberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11913767Abstract: An end plate for a perforating gun assembly. The end plate has a first end defining a first face, and a second end opposite the first end defining a second face. A flange resides between the first face and the second face. The end plate has a first through-opening and a second through-opening. A first bulkhead resides in the first through-opening, and is configured to closely receive a signal transmission pin. A second bulkhead resides in the second through-opening and is configured to closely receive a detonator pin. The signal transmission pin transmits detonation signals through the end plate, while the detonator pin transmits detonation signals back up the wellbore and through the end plate. The end plate may also have an opening along the second face for receiving a ground pin.Type: GrantFiled: December 6, 2021Date of Patent: February 27, 2024Assignee: XConnect, LLCInventors: Shelby L. Sullivan, Aaron Holmberg, Nicholas Noel Kleinschmit
-
Patent number: 9177911Abstract: This disclosure relates generally to package substrates with multiple embedded dice wherein each of the embedded dice can be connected directly to a bus of the package substrate without being routed through another die. The package substrate may be configured as a bumpless build up layer (BBUL) substrate.Type: GrantFiled: June 2, 2014Date of Patent: November 3, 2015Assignee: Intel CorporationInventors: Robert Nickerson, Nicholas Holmberg
-
Publication number: 20140346679Abstract: This disclosure relates generally to package substrates with multiple embedded dice wherein each of the embedded dice can be connected directly to a bus of the package substrate without being routed through another die. The package substrate may be configured as a bumpless build up layer (BBUL) substrate.Type: ApplicationFiled: June 2, 2014Publication date: November 27, 2014Inventors: Robert Nickerson, Nicholas Holmberg
-
Patent number: 8742597Abstract: This disclosure relates generally to package substrates with multiple embedded dice wherein each of the embedded dice can be connected directly to a bus of the package substrate without being routed through another die. The package substrate may be configured as a bumpless build up layer (BBUL) substrate.Type: GrantFiled: June 29, 2012Date of Patent: June 3, 2014Assignee: Intel CorporationInventors: Robert Nickerson, Nicholas Holmberg
-
Publication number: 20140001651Abstract: This disclosure relates generally to package substrates with multiple embedded dice wherein each of the embedded dice can be connected directly to a bus of the package substrate without being routed through another die. The package substrate may be configured as a bumpless build up layer (BBUL) substrate.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Inventors: Robert Nickerson, Nicholas Holmberg
-
Patent number: 7505248Abstract: A parallel-plate capacitor structure includes a capacitor electrode including a first resistance and an electrode tab appended to the capacitor electrode and including a second resistance. The second equivalent series resistance is greater than the first equivalent series resistance. A process of assembling a parallel-plate capacitor package is also disclosed. A computing system is also disclosed that includes the parallel-plate capacitor package.Type: GrantFiled: June 30, 2005Date of Patent: March 17, 2009Assignee: Intel CorporationInventors: Behrooz Z. Mehr, Juan P. Soto, Nicholas Holmberg, Kevin M. Lenio, Larry E. Mosley
-
Patent number: 7495336Abstract: An integrated broadband array capacitor includes at least two regions with varying capacitance and response times. The broadband array capacitor is disposable on a socket or is integral with a socket. A method of operating the broadband array capacitor includes responding to load transients from each of the at least two regions. A computing system is also disclosed that includes the broadband array capacitor.Type: GrantFiled: December 30, 2005Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Joel A. Auernheimer, Nicholas Holmberg, Kaladhar Radhakrishnan, Dustin P. Wood
-
Publication number: 20070253142Abstract: An array capacitor is described for use with an integrated circuit (IC) mounted on an IC package. The array capacitor includes a number of first conductive layers interleaved with a number of second conductive layers and a number of dielectric layers separating adjacent conductive layers. The array capacitor further includes a number of first conductive vias to electrically connect the first conductive layers and a number of second conductive vias to electrically connect the second conductive layers. The array capacitor is provided with openings which are configured to enable pins from an IC package to pass through.Type: ApplicationFiled: June 26, 2007Publication date: November 1, 2007Inventors: Kaladhar Radhakrishnan, Dustin Wood, Nicholas Holmberg
-
Publication number: 20070152301Abstract: An integrated broadband array capacitor includes at least two regions with varying capacitance and response times. The broadband array capacitor is disposable on a socket or is integral with a socket. A method of operating the broadband array capacitor includes responding to load transients from each of the at least two regions. A computing system is also disclosed that includes the broadband array capacitor.Type: ApplicationFiled: December 30, 2005Publication date: July 5, 2007Inventors: Joel Auernheimer, Nicholas Holmberg, Kaladhar Radhakrishnan, Dustin Wood
-
Publication number: 20070002520Abstract: A parallel-plate capacitor structure includes a capacitor electrode including a first resistance and an electrode tab appended to the capacitor electrode and including a second resistance. The second equivalent series resistance is greater than the first equivalent series resistance. A process of assembling a parallel-plate capacitor package is also disclosed. A computing system is also disclosed that includes the parallel-plate capacitor package.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Inventors: Behrooz Mehr, Juan Soto, Nicholas Holmberg, Kevin Lenio, Larry Mosley
-
Publication number: 20070002519Abstract: In some embodiments, a capacitor includes a first conductive layer electrically coupled to a first terminal, a second conductive layer electrically coupled to a second terminal, a floated conductive layer disposed between the first and second conductive layers, and a plurality of non-conductive layers respectively disposed between each of the conductive layers. Other embodiments are disclosed and claimed.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Inventors: Yuan-Liang Li, David Figueroa, Nicholas Holmberg
-
Publication number: 20070004246Abstract: In some embodiments, a retractable ledge socket is presented. In this regard, a socket ledge is introduced to receive a processor, and to reposition to allow the processor to contact socket connections. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Inventors: Nicholas Holmberg, John Beatty, Pramod Malatkar
-
Publication number: 20060274479Abstract: An array capacitor is provided. The array capacitor includes a plurality of ground planes inside a dielectric substrate, and a plurality of ground vias. The ground vias electrically connect the ground planes together. Further, the ground vias are connected to ground terminals of the array capacitor to enable electrical coupling between the ground planes and the ground terminals. The array capacitor further includes a plurality of power planes inside the dielectric substrate. The power planes and the ground planes are arranged alternatively inside the dielectric substrate. Each power plane comprises a plurality of power-plane-sections which are mutually electrically isolated. The array capacitor also includes a plurality of power vias which electrically connect the power planes together. Further, the power vias are connected to power terminals of the array capacitor to enable electrical coupling between the power planes and power terminals.Type: ApplicationFiled: June 7, 2005Publication date: December 7, 2006Applicant: Intel CorporationInventors: Kaladhar Radhakrishnan, Nicholas Holmberg, Joel Auernheimer, Dustin Wood
-
Patent number: 7081650Abstract: A planar thin film multi-layer capacitor having a high dielectric constant with a plurality of conductive through vias and a plurality of pairs of conductive through vias having a low dielectric constant and operating in a transverse electromagnetic wave mode for high frequency signals on the pairs of vias. Vias coupled to the capacitor are arranged to propagate alternate polarity. The interposer is adapted for coupling directly to a die.Type: GrantFiled: March 31, 2003Date of Patent: July 25, 2006Assignee: Intel CorporationInventors: Cengiz A. Palanduz, Nicholas Holmberg, Dong Zhong
-
Publication number: 20060087030Abstract: An apparatus comprises a first plurality of contacts disposed on a first side of the apparatus, adapted to engage with a first corresponding plurality of contacts on an external integrated circuit package. The apparatus further comprises a plurality of capacitive storage structures selectively coupled to the first plurality of contacts, one or more traces, and a second plurality of contacts disposed on the first side. The second plurality of contacts are adapted to engage with a second corresponding plurality of contacts on the external integrated circuit package, wherein at least two of the second plurality of contacts are adapted to be coupled to at least a first trace of the one or more traces to form a first resistive structure.Type: ApplicationFiled: October 22, 2004Publication date: April 27, 2006Inventors: Joel Auernheimer, Nicholas Holmberg, Kaladhar Radhakrishnan, Dustin Wood
-
Publication number: 20060067030Abstract: An apparatus comprises a first plurality of contacts on a first side of the apparatus adapted to interface with a corresponding plurality of contacts on an integrated circuit package. The apparatus further comprises a second plurality of contacts on a second side of the apparatus adapted to interface with a corresponding plurality of grid array leads and a plurality of capacitive storage structures coupled to the first and second plurality of contacts.Type: ApplicationFiled: September 28, 2004Publication date: March 30, 2006Inventors: Kaladhar Radhakrishnan, Larry Mosley, Dustin Wood, Nicholas Holmberg
-
Publication number: 20060001068Abstract: The present disclosure describes an embodiment of an apparatus comprising a first dielectric layer having a first variation of capacitance with temperature, a second dielectric layer having a second variation of capacitance with temperature, the second variation of capacitance with temperature being different than the first variation of capacitance with temperature, and a conductive layer sandwiched between the first and second dielectric layers. Also described is an embodiment of a process comprising forming a first dielectric layer comprising a dielectric having a first composition, stacking a conductive layer on the first dielectric layer, and stacking a second dielectric layer on the conductive layer, the second dielectric layer having a second composition different than the first composition. Other embodiments are also described and claimed.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Inventors: Larry Mosley, Juan Soto, Nicholas Holmberg, Kevin Lenio, Behrooz Mehr
-
Publication number: 20050141206Abstract: An array capacitor is described for use with an integrated circuit (IC) mounted on an IC package. The array capacitor includes a number of first conductive layers interleaved with a number of second conductive layers and a number of dielectric layers separating adjacent conductive layers. The array capacitor further includes a number of first conductive vias to electrically connect the first conductive layers and a number of second conductive vias to electrically connect the second conductive layers. The array capacitor is provided with openings which are configured to enable pins from an IC package to pass through.Type: ApplicationFiled: December 29, 2003Publication date: June 30, 2005Inventors: Kaladhar Radhakrishnan, Dustin Wood, Nicholas Holmberg
-
Publication number: 20040188826Abstract: A planar thin film multi-layer capacitor having a high dielectric constant with a plurality of conductive through vias and a plurality of pairs of conductive through vias having a low dielectric constant and operating in a transverse electromagnetic wave mode for high frequency signals on the pairs of vias. Vias coupled to the capacitor are arranged to propagate alternate polarity. The interposer is adapted for coupling directly to a die.Type: ApplicationFiled: March 31, 2003Publication date: September 30, 2004Inventors: Cengiz A. Palanduz, Nicholas Holmberg, Dong Zhong