Patents by Inventor Nikolaus Binder
Nikolaus Binder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11935179Abstract: A fully-connected neural network may be configured for execution by a processor as a fully-fused neural network by limiting slow global memory accesses to reading and writing inputs to and outputs from the fully-connected neural network. The computational cost of fully-connected neural networks scale quadratically with its width, whereas its memory traffic scales linearly. Modern graphics processing units typically have much greater computational throughput compared with memory bandwidth, so that for narrow, fully-connected neural networks, the linear memory traffic is the bottleneck. The key to improving performance of the fully-connected neural network is to minimize traffic to slow “global” memory (off-chip memory and high-level caches) and to fully utilize fast on-chip memory (low-level caches, “shared” memory, and registers), which is achieved by the fully-fused approach.Type: GrantFiled: March 15, 2023Date of Patent: March 19, 2024Assignee: NVIDIA CorporationInventors: Thomas Müller, Nikolaus Binder, Fabrice Pierre Armand Rousselle, Jan Novák, Alexander Georg Keller
-
Publication number: 20230417776Abstract: The present invention relates to an improved method for determining the amount of FVIII inhibitors in a patient sample, comprising the provision of a patient plasma sample, a normal pool plasma samples, and a control plasma sample which is FVIII/VWF deficient, inactivating all clotting factors present in the samples, addition of recombinant FVIII (rFVIII) to the control plasma sample, combination of the patient plasma sample with the control plasma sample with rFVIII to obtain a test mixture, and of the normal plasma pool sample with the control plasma sample with rFVIII to obtain a control mixture, incubation of the test mixture and the control mixture for less than 30 minutes, and analyzing the mixtures for residual rFVIII activity in the absence of VWF.Type: ApplicationFiled: June 20, 2023Publication date: December 28, 2023Applicant: Technoclone Herstellung von Diagnostika und Arzneimitteln GmbHInventors: Hubertus Wilhelmus VERBRUGGEN, Nikolaus Binder
-
Publication number: 20230419450Abstract: In photorealistic image synthesis by light transport simulation, the colors of each pixel are an integral of a high-dimensional function. However, the functions to integrate contain discontinuities that cannot be predicted efficiently. In practice, the pixel colors are estimated by using Monte Carlo and quasi-Monte Carlo methods to sample light transport paths that connect light sources and cameras and summing up the contributions to evaluate an integral. Because of the sampling, images appear noisy when the number of samples is insufficient. A low discrepancy sequence provides sample locations and these sample locations can be enumerated (assigned or distributed to pixels) according to a space-filling curve superimposed on a pixel grid. Correlations of such combinations of space-filling curves and low discrepancy sequences are analyzed, and the presented algorithms reduce correlations, are deterministic, and may be executed for each pixel in parallel.Type: ApplicationFiled: December 7, 2022Publication date: December 28, 2023Inventors: Alexander Georg Keller, Carsten Alexander Waechter, Nikolaus Binder
-
Publication number: 20230230310Abstract: A fully-connected neural network may be configured for execution by a processor as a fully-fused neural network by limiting slow global memory accesses to reading and writing inputs to and outputs from the fully-connected neural network. The computational cost of fully-connected neural networks scale quadratically with its width, whereas its memory traffic scales linearly. Modern graphics processing units typically have much greater computational throughput compared with memory bandwidth, so that for narrow, fully-connected neural networks, the linear memory traffic is the bottleneck. The key to improving performance of the fully-connected neural network is to minimize traffic to slow “global” memory (off-chip memory and high-level caches) and to fully utilize fast on-chip memory (low-level caches, “shared” memory, and registers), which is achieved by the fully-fused approach.Type: ApplicationFiled: March 15, 2023Publication date: July 20, 2023Inventors: Thomas Müller, Nikolaus Binder, Fabrice Pierre Armand Rousselle, Jan Novák, Alexander Georg Keller
-
Patent number: 11631210Abstract: A fully-connected neural network may be configured for execution by a processor as a fully-fused neural network by limiting slow global memory accesses to reading and writing inputs to and outputs from the fully-connected neural network. The computational cost of fully-connected neural networks scale quadratically with its width, whereas its memory traffic scales linearly. Modern graphics processing units typically have much greater computational throughput compared with memory bandwidth, so that for narrow, fully-connected neural networks, the linear memory traffic is the bottleneck. The key to improving performance of the fully-connected neural network is to minimize traffic to slow “global” memory (off-chip memory and high-level caches) and to fully utilize fast on-chip memory (low-level caches, “shared” memory, and registers), which is achieved by the fully-fused approach.Type: GrantFiled: June 7, 2021Date of Patent: April 18, 2023Assignee: NVIDIA CorporationInventors: Thomas Müller, Nikolaus Binder, Fabrice Pierre Armand Rousselle, Jan Novák, Alexander Georg Keller
-
Publication number: 20230052645Abstract: Neural network performance is improved in terms of training speed and/or accuracy by encoding (mapping) inputs to the neural network into a higher dimensional space via a hash function. The input comprises coordinates used to identify a point within a d-dimensional space (e.g., 3D space). The point is quantized and a set of vertex coordinates corresponding to the point are input to a hash function. For example, for d=3, space may be partitioned into axis-aligned voxels of identical size and vertex coordinates of a voxel containing the point are input to the hash function to produce a set of encoded coordinates. The set of encoded coordinates is used to lookup D-dimensional feature vectors in a table of size T that have been learned. The learned feature vectors are filtered (e.g., linearly interpolated, etc.) based on the coordinates of the point to compute a feature vector corresponding to the point.Type: ApplicationFiled: February 15, 2022Publication date: February 16, 2023Inventors: Alexander Georg Keller, Alex John Bauld Evans, Thomas Müller-Höhne, Faycal Ait Aoudia, Nikolaus Binder, Jakob Hoydis, Christoph Hermann Schied, Sebastian Cammerer, Matthijs van Keirsbilck, Guillermo Anibal Marcus Martinez
-
Publication number: 20220284658Abstract: A fully-connected neural network may be configured for execution by a processor as a fully-fused neural network by limiting slow global memory accesses to reading and writing inputs to and outputs from the fully-connected neural network. The computational cost of fully-connected neural networks scale quadratically with its width, whereas its memory traffic scales linearly. Modern graphics processing units typically have much greater computational throughput compared with memory bandwidth, so that for narrow, fully-connected neural networks, the linear memory traffic is the bottleneck. The key to improving performance of the fully-connected neural network is to minimize traffic to slow “global” memory (off-chip memory and high-level caches) and to fully utilize fast on-chip memory (low-level caches, “shared” memory, and registers), which is achieved by the fully-fused approach.Type: ApplicationFiled: June 7, 2021Publication date: September 8, 2022Inventors: Thomas Müller, Nikolaus Binder, Fabrice Pierre Armand Rousselle, Jan Novák, Alexander Georg Keller
-
Patent number: 10866990Abstract: An apparatus, computer readable medium, and method are disclosed for decompressing compressed geometric data stored in a lossless compression format. The compressed geometric data resides within a compression block sized according to a system cache line. An indirection technique maps a global identifier value in a linear identifier space to corresponding variable rate compressed data. The apparatus may include decompression circuitry within a graphics processing unit configured to perform ray-tracing.Type: GrantFiled: July 3, 2019Date of Patent: December 15, 2020Assignee: NVIDIA CorporationInventors: Jaakko Lehtinen, Timo Oskari Aila, Tero Tapani Karras, Alexander Keller, Nikolaus Binder, Carsten Alexander Waechter, Samuli Matias Laine
-
Patent number: 10706608Abstract: A method, computer readable medium, and system are disclosed for performing tree traversal with backtracking in constant time. The method includes the steps of traversing a tree, maintaining a bit trail variable and a current key variable during the traversing, where the bit trail variable includes a first plurality of bits indicating tree levels on which a node has been postponed along a path from the root of the tree during the traversing, and the current key variable includes a second plurality of bits indicating a number of a current node within the tree, and performing backtracking within the tree during the traversing, utilizing the bit trail variable and the current key variable.Type: GrantFiled: January 18, 2017Date of Patent: July 7, 2020Assignee: NVIDIA CorporationInventors: Nikolaus Binder, Alexander Keller
-
Patent number: 10614613Abstract: A method, computer readable medium, and system are disclosed for reducing noise during a rendering of a scene by sharing information that is spatially close through path space filtering. A vertex of a light transport path is selected, and one or more features of the selected vertex are quantized. A first hash is calculated based on the one or more quantized features of the selected vertex, and a collision resolution is performed within a hash table. A contribution of the light transport path at the selected vertex is accumulated to the hash table, and a counter is incremented in response to adding the contribution of the light transport path at the selected vertex to the hash table. An average contribution of the light transport path is then calculated, utilizing the counter.Type: GrantFiled: July 25, 2018Date of Patent: April 7, 2020Assignee: NVIDIA CORPORATIONInventors: Sascha Fricke, Nikolaus Binder, Alexander Keller
-
Publication number: 20190369095Abstract: The present invention relates to an antibody which has specific reactivity (affinity) to an antigenic determinant site produced by ADAMTS-13 or a peptide having the amino acid sequence represented by SEQ ID NO: 1 given in the sequence listing, a method for producing the same; and a use thereof in a rapid assay.Type: ApplicationFiled: November 30, 2017Publication date: December 5, 2019Inventors: Helga VETR, Nikolaus BINDER
-
Publication number: 20190324991Abstract: An apparatus, computer readable medium, and method are disclosed for decompressing compressed geometric data stored in a lossless compression format. The compressed geometric data resides within a compression block sized according to a system cache line. An indirection technique maps a global identifier value in a linear identifier space to corresponding variable rate compressed data. The apparatus may include decompression circuitry within a graphics processing unit configured to perform ray-tracing.Type: ApplicationFiled: July 3, 2019Publication date: October 24, 2019Inventors: Jaakko Lehtinen, Timo Oskari Aila, Tero Tapani Karras, Alexander Keller, Nikolaus Binder, Carsten Alexander Waechter, Samuli Matias Laine
-
Patent number: 10269166Abstract: A method, a computer program, and a production renderer for accelerating a rendering process of an image are provided. In one embodiment, the method includes intercepting a first invocation of a function from a custom shader during a rendering process of an image, computing a result of the function employing a processor, and returning the result to the custom shader in response to a second invocation of the function during the rendering process.Type: GrantFiled: February 16, 2017Date of Patent: April 23, 2019Assignee: Nvidia CorporationInventors: Enzo Catalano, Rajko Yasui-Schoeffel, Ken Dahm, Nikolaus Binder, Alexander Keller
-
Publication number: 20190035140Abstract: A method, computer readable medium, and system are disclosed for reducing noise during a rendering of a scene by sharing information that is spatially close through path space filtering. A vertex of a light transport path is selected, and one or more features of the selected vertex are quantized. A first hash is calculated based on the one or more quantized features of the selected vertex, and a collision resolution is performed within a hash table. A contribution of the light transport path at the selected vertex is accumulated to the hash table, and a counter is incremented in response to adding the contribution of the light transport path at the selected vertex to the hash table. An average contribution of the light transport path is then calculated, utilizing the counter.Type: ApplicationFiled: July 25, 2018Publication date: January 31, 2019Inventors: Sascha Fricke, Nikolaus Binder, Alexander Keller
-
Patent number: 10074212Abstract: A method and renderer for a progressive computation of a light transport simulation are provided. The method includes the steps of employing a low discrepancy sequence of samples; and scrambling an index of the low discrepancy sequence independently per region using a hash value based on coordinates of a respective region, wherein for each set of a power-of-two number of the samples, the scrambling is a permutation.Type: GrantFiled: July 28, 2016Date of Patent: September 11, 2018Assignee: Nvidia CorporationInventors: Carsten Waechter, Nikolaus Binder
-
Patent number: 9953457Abstract: A system, method, and computer program product are provided for performing path space filtering. In use, a set of light transport paths associated with a scene is sampled. Additionally, a plurality of vertices associated with the sampled set of light transport paths is selected, where each selected vertex has an associated throughput and light contribution. Further, an averaged light contribution of each of the selected plurality of vertices is determined, utilizing one or more weights. Further still, the averaged light contribution of each of the selected plurality of vertices is combined after multiplying the averaged light contribution of each of the selected vertices by the associated throughput of the vertex.Type: GrantFiled: January 28, 2014Date of Patent: April 24, 2018Assignee: NVIDIA CorporationInventors: Alexander Keller, Ken Patrik Dahm, Nikolaus Binder
-
Publication number: 20170236322Abstract: A method, a computer program, and a production renderer for accelerating a rendering process of an image are provided. In one embodiment, the method includes intercepting a first invocation of a function from a custom shader during a rendering process of an image, computing a result of the function employing a processor, and returning the result to the custom shader in response to a second invocation of the function during the rendering process.Type: ApplicationFiled: February 16, 2017Publication date: August 17, 2017Inventors: Enzo Catalano, Rajko Yasui-Schoeffel, Ken Dahm, Nikolaus Binder, Alexander Keller
-
Publication number: 20170206231Abstract: A method, computer readable medium, and system are disclosed for performing tree traversal with backtracking in constant time. The method includes the steps of traversing a tree, maintaining a bit trail variable and a current key variable during the traversing, where the bit trail variable includes a first plurality of bits indicating tree levels on which a node has been postponed along a path from the root of the tree during the traversing, and the current key variable includes a second plurality of bits indicating a number of a current node within the tree, and performing backtracking within the tree during the traversing, utilizing the bit trail variable and the current key variable.Type: ApplicationFiled: January 18, 2017Publication date: July 20, 2017Inventors: Nikolaus Binder, Alexander Keller
-
Publication number: 20170032566Abstract: A method and renderer for a progressive computation of a light transport simulation are provided. The method includes the steps of employing a low discrepancy sequence of samples; and scrambling an index of the low discrepancy sequence independently per region using a hash value based on coordinates of a respective region, wherein for each set of a power-of-two number of the samples, the scrambling is a permutation.Type: ApplicationFiled: July 28, 2016Publication date: February 2, 2017Inventors: Carsten Waechter, Nikolaus Binder
-
Patent number: 9501865Abstract: A system, method, and computer program product are provided for determining a quantity of light received by an element of a scene. In use, a quantity of light received by a first element of the scene is determined by averaging a quantity of light received by elements of the scene that are associated with a selected set of light paths.Type: GrantFiled: January 27, 2014Date of Patent: November 22, 2016Assignee: NVIDIA CorporationInventors: Pascal Albert Gautron, Carsten Alexander Waechter, Marc Droske, Lutz Kettner, Alexander Keller, Nikolaus Binder, Ken Patrik Dahm