Patents by Inventor Nitin Bhardwaj
Nitin Bhardwaj has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230298691Abstract: Various embodiments of the present invention introduce techniques for performing genetic screening using a cloud-based genetic testing framework. In some embodiments, a genetic testing server uses a set of oligonucleotide probes for detecting targeted genes based on sample data objects with an oligonucleotide or primer set. To overcome the challenges associated with variability of output data across client devices (e.g., across laboratories) which is a major roadblock to implementing a cloud-based genetic testing framework, various embodiments introduce techniques for validating assays’ with strong baseline metrics to ensure the identification of “user” error vs “assay performance” error, which increases transferability across clients. Moreover, in embodiments, an assay that combines the reagent components with the patient’s genomic DNA (gDNA) in a single tube process, limiting transfer steps and reducing outside contamination is provided.Type: ApplicationFiled: February 25, 2022Publication date: September 21, 2023Inventors: Lesley Northrup, Thomas Greco, Nitin Bhardwaj, Justin DeGrazia, Pierre Davidoff
-
Publication number: 20230086542Abstract: The present invention provides compositions and methods that provide a high degree of sensitivity and a high degree of specificity for the non-invasive assessment of endometriosis in women having a variety of endometriosis types (e.g., endometriosis, endometriotic cysts, endometrioma, or another benign condition of the endometrium) and at a variety of disease states (e.g., early and late stage).Type: ApplicationFiled: February 18, 2021Publication date: March 23, 2023Applicant: Aspira Women's Health Inc.Inventors: Nitin BHARDWAJ, Todd PAPPAS, Herbert FRITSCHE
-
Patent number: 9547735Abstract: A configurable module editor and viewer (CMVE) reads the RTL description of a configurable module keeping track of all possible configuration options. Configuration options include pre-processor macros that are normally removed by RTL parsers. The CMVE allows users to view multiple configurations simultaneously. The CMVE assists users in editing the configurable module by presenting a simplified view of interest, while automatically propagating changes and maintaining consistency in the configurable module. The CMVE outputs updated RTL that maintains all configuration options.Type: GrantFiled: June 22, 2015Date of Patent: January 17, 2017Assignee: Synopsys, Inc.Inventors: Anshuman Nayak, Samantak Chakrabarti, Nilam Sachan, Nitin Bhardwaj, Brijesh Agrawal, Nishant Sharma
-
Publication number: 20150379176Abstract: A configurable module editor and viewer (CMVE) reads the RTL description of a configurable module keeping track of all possible configuration options. Configuration options include pre-processor macros that are normally removed by RTL parsers. The CMVE allows users to view multiple configurations simultaneously. The CMVE assists users in editing the configurable module by presenting a simplified view of interest, while automatically propagating changes and maintaining consistency in the configurable module. The CMVE outputs updated RTL that maintains all configuration options.Type: ApplicationFiled: June 22, 2015Publication date: December 31, 2015Applicant: ATRENTA, INC.Inventors: Anshuman Nayak, Samantak Chakrabarti, Nilam Sachan, Nitin Bhardwaj, Brijesh Agrawal, Nishant Sharma
-
Patent number: 8813003Abstract: A system and methods are disclosed for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs. In particular, rule-based interface matching is automatically performed by analyzing actual port names on instances of functional elements and blocks to form signal groupings that comprise a higher-level abstracted description. An example syntax is provided for defining rules that are used to define how various analysis are performed. Data describing standard interfaces on common Intellectual Property (IP) blocks is optionally made available to facilitate interface matching. Also, a facility is included to allow user-guided mapping on instantiated interfaces with respect to actual port names in an RTL-level design.Type: GrantFiled: October 17, 2013Date of Patent: August 19, 2014Assignee: Atrenta, Inc.Inventors: Anshuman Nayak, Samantak Chakrabarti, Brijesh Agrawal, Nitin Bhardwaj
-
Patent number: 8751676Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: GrantFiled: October 29, 2012Date of Patent: June 10, 2014Assignee: Intel CorporationInventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Patent number: 8656335Abstract: A system and several methods for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs, is provided. In particular, interface matching based on connectivity propagation is automatically performed whereby port names and properties on instances of functional elements and blocks are propagated to top level design ports as well as other instances of functional elements and blocks to create a more robust description of connectivity according to the RTL netlist, and to automatically form signal groupings that comprise a higher-level abstracted description. Also, a facility is included to allow user-guided grouping of instantiated interfaces with respect to actual signal names and properties in an RTL-level design.Type: GrantFiled: June 25, 2012Date of Patent: February 18, 2014Assignee: Atrenta, Inc.Inventors: Anshuman Nayak, Samantak Chakrabarti, Brijesh Agrawal, Nitin Bhardwaj
-
Publication number: 20140047399Abstract: A system and methods are disclosed for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs. In particular, rule-based interface matching is automatically performed by analyzing actual port names on instances of functional elements and blocks to form signal groupings that comprise a higher-level abstracted description. An example syntax is provided for defining rules that are used to define how various analysis are performed. Data describing standard interfaces on common Intellectual Property (IP) blocks is optionally made available to facilitate interface matching. Also, a facility is included to allow user-guided mapping on instantiated interfaces with respect to actual port names in an RTL-level design.Type: ApplicationFiled: October 17, 2013Publication date: February 13, 2014Applicant: Atrenta, Inc.Inventors: Anshuman NAYAK, Samantak CHAKRABARTI, Brijesh AGRAWAL, Nitin BHARDWAJ
-
Patent number: 8645596Abstract: Techniques are described that can be used by a message engine to notify a core or hardware thread of activity. For example, an inter-processor interrupt can be used to notify the core or hardware thread. The message engine may generate notifications in response to one or more message received from a transmitting message engine. Message engines may communicate without sharing memory space.Type: GrantFiled: December 30, 2008Date of Patent: February 4, 2014Assignee: Intel CorporationInventors: Amit Kumar, Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Theodore Willke, II
-
Patent number: 8589835Abstract: A system and methods are disclosed for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs. In particular, rule-based interface matching is automatically performed by analyzing actual port names on instances of functional elements and blocks to form signal groupings that comprise a higher-level abstracted description. An example syntax is provided for defining rules that are used to define how various analysis are performed. Data describing standard interfaces on common Intellectual Property (IP) blocks is optionally made available to facilitate interface matching. Also, a facility is included to allow user-guided mapping on instantiated interfaces with respect to actual port names in an RTL-level design.Type: GrantFiled: March 29, 2012Date of Patent: November 19, 2013Assignee: Atrenta, Inc.Inventors: Anshuman Nayak, Samantak Chakrabarti, Brijesh Agrawal, Nitin Bhardwaj
-
Publication number: 20130290917Abstract: A system and several methods for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs, is provided. In particular, interface matching based on connectivity propagation is automatically performed whereby port names and properties on instances of functional elements and blocks are propagated to top level design ports as well as other instances of functional elements and blocks to create a more robust description of connectivity according to the RTL netlist, and to automatically form signal groupings that comprise a higher-level abstracted description. Also, a facility is included to allow user-guided grouping of instantiated interfaces with respect to actual signal names and properties in an RTL-level design.Type: ApplicationFiled: June 25, 2012Publication date: October 31, 2013Applicant: ATRENTA, INCInventors: Anshuman NAYAK, Samantak CHAKRABARTI, Brijesh AGRAWAL, Nitin BHARDWAJ
-
Publication number: 20130185682Abstract: A system and methods are disclosed for inferring higher level descriptions of circuit connectivity from register transfer level (RTL) netlists in order to provide more understandable and manageable design descriptions for complex System-on-Chip (SOC) designs. In particular, rule-based interface matching is automatically performed by analyzing actual port names on instances of functional elements and blocks to form signal groupings that comprise a higher-level abstracted description. An example syntax is provided for defining rules that are used to define how various analysis are performed. Data describing standard interfaces on common Intellectual Property (IP) blocks is optionally made available to facilitate interface matching. Also, a facility is included to allow user-guided mapping on instantiated interfaces with respect to actual port names in an RTL-level design.Type: ApplicationFiled: March 29, 2012Publication date: July 18, 2013Applicant: ATRENTA, INCInventors: Anshuman NAYAK, Samantak CHAKRABARTI, Brijesh AGRAWAL, Nitin Bhardwaj
-
Publication number: 20130055263Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: ApplicationFiled: October 29, 2012Publication date: February 28, 2013Inventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Patent number: 8307105Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: GrantFiled: June 30, 2011Date of Patent: November 6, 2012Assignee: Intel CorporationInventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Publication number: 20110258283Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: ApplicationFiled: June 30, 2011Publication date: October 20, 2011Inventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Patent number: 7996548Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: GrantFiled: December 30, 2008Date of Patent: August 9, 2011Assignee: Intel CorporationInventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Publication number: 20100169501Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.Type: ApplicationFiled: December 30, 2008Publication date: July 1, 2010Inventors: Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Amit Kumar, Theodore Willke, II
-
Publication number: 20100169528Abstract: Techniques are described that can be used by a message engine to notify a core or hardware thread of activity. For example, an inter-processor interrupt can be used to notify the core or hardware thread. The message engine may generate notifications in response to one or more message received from a transmitting message engine. Message engines may communicate without sharing memory space.Type: ApplicationFiled: December 30, 2008Publication date: July 1, 2010Inventors: Amit Kumar, Steven King, Ram Huggahalli, Xia Zhu, Mazhar Memon, Frank Berry, Nitin Bhardwaj, Theodore Willke, II