Patents by Inventor Noboru Egawa
Noboru Egawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110089494Abstract: A semiconductor device having a semiconductor substrate, an insulating layer, a fuse, a diffusion layer and a resistor. The semiconductor substrate has a first conductivity type. The insulating layer is selectively formed on the surface of the semiconductor substrate. The fuse is formed on the insulating layer. The diffusion layer has a second conductivity type. The diffusion layer is formed on the surface of the semiconductor substrate and electrically connected to the fuse. The first resistor is electrically connected to the fuse.Type: ApplicationFiled: October 14, 2010Publication date: April 21, 2011Applicant: OKI SEMICONDUCTOR CO., LTD.Inventors: Noboru Egawa, Yasuhiro Fukuda
-
Patent number: 7816761Abstract: A semiconductor device having a semiconductor substrate, an insulating layer, a fuse, a diffusion layer and a resistor. The semiconductor substrate has a first conductivity type. The insulating layer is selectively formed on the surface of the semiconductor substrate. The fuse is formed on the insulating layer. The diffusion layer has a second conductivity type. The diffusion layer is formed on the surface of the semiconductor substrate and electrically connected to the fuse. The first resistor is electrically connected to the fuse.Type: GrantFiled: March 18, 2005Date of Patent: October 19, 2010Assignee: Oki Semiconductor Co., Ltd.Inventors: Noboru Egawa, Yasuhiro Fukuda
-
Publication number: 20060049466Abstract: A semiconductor device having a semiconductor substrate, an insulating layer, a fuse, a diffusion layer and a resistor. The semiconductor substrate has a first conductivity type. The insulating layer is selectively formed on the surface of the semiconductor substrate. The fuse is formed on the insulating layer. The diffusion layer has a second conductivity type. The diffusion layer is formed on the surface of the semiconductor substrate and electrically connected to the fuse. The first resistor is electrically connected to the fuse.Type: ApplicationFiled: March 18, 2005Publication date: March 9, 2006Inventors: Noboru Egawa, Yasuhiro Fukuda
-
Patent number: 6955966Abstract: A method of manufacturing a mask ROM for storing quaternary data enables short turn around time, makes refining cell sizes simple, and enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two diffusion areas in accordance with quaternary write data. A current runs between these diffusion areas only when one of these two areas which is adjacent a gap is used as a drain. Accordingly, quaternary data can be read by a first reading when the first diffusion area is a source and the other diffusion area is a drain, and by reading a second reading when the first diffusion area is used as a drain and the other diffusion area as a source.Type: GrantFiled: July 21, 2004Date of Patent: October 18, 2005Assignee: Oki Electric Industry Co., Ltd.Inventors: Noboru Egawa, Hitoshi Kokubun
-
Publication number: 20040259301Abstract: A method of manufacturing a mask ROM for storing quaternary data enables short turn around time, makes refining cell sizes simple, and enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two diffusion areas in accordance with quaternary write data. A current runs between these diffusion areas only when one of these two areas which is adjacent a gap is used as a drain. Accordingly, quaternary data can be read by a first reading when the first diffusion area is a source and the other diffusion area is a drain, and by reading a second reading when the first diffusion area is used as a drain and the other diffusion area as a source.Type: ApplicationFiled: July 21, 2004Publication date: December 23, 2004Inventors: Noboru Egawa, Hitoshi Kokubun
-
Patent number: 6780710Abstract: A method of manufacturing a mask ROM for storing quaternary data enables short turn around time, makes refining cell sizes simple, and enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two diffusion areas. Impurities are doped into these gaps in accordance with quaternary write data when data is written. A current runs between these diffusion areas only when one of these two areas into which impurities have been doped is used as a drain. Accordingly, quaternary data can be read by a first reading when the first diffusion area is a source and the other diffusion area is a drain, and by reading a second reading when the first diffusion area is used as a drain and the other diffusion area as a source.Type: GrantFiled: August 29, 2002Date of Patent: August 24, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Noboru Egawa, Hitoshi Kokubun
-
Patent number: 6611457Abstract: A read-only nonvolatile memory in which the leakage current of unselected memory cell transistors is suppressed. Adjacent memory cell transistors are commonly connected to drain lines, and adjacent memory cell transistors on the other side are commonly connected to source lines. Gates within a same row are commonly connected to a word line. An offset structure is formed on the drain side of each memory cell transistor, and a non-offset structure is formed on the source side. Accordingly, in each memory cell transistor a depletion layer is generated between the drain region and channel region when a drain line is activated, but the depletion layer directly under a drain region does not reach the channel region when the drain line is in a state of high impedance. Therefore, there is no leakage current from the drain to the source in unselected memory cell transistors. Since there is no leakage current flowing from unselected memory cell transistors to source lines, the read margin is enhanced.Type: GrantFiled: February 20, 2002Date of Patent: August 26, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Publication number: 20030053336Abstract: A read-only nonvolatile memory in which the leakage current of unselected memory cell transistors is suppressed. Adjacent memory cell transistors are commonly connected to drain lines, and adjacent memory cell transistors on the other side are commonly connected to source lines. Gates within a same row are commonly connected to a word line. An offset structure is formed on the drain side of each memory cell transistor, and a non-offset structure is formed on the source side. Accordingly, in each memory cell transistor a depletion layer is generated between the drain region and channel region when a drain line is activated, but the depletion layer directly under a drain region does not reach the channel region when the drain line is in a state of high impedance. Therefore, there is no leakage current from the drain to the source in unselected memory cell transistors. Since there is no leakage current flowing from unselected memory cell transistors to source lines, the read margin is enhanced.Type: ApplicationFiled: February 20, 2002Publication date: March 20, 2003Inventor: Noboru Egawa
-
Publication number: 20020197797Abstract: The mask ROM for storing quaternary data that enables a short turn around time, makes refining cell sizes simple, and that enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two n+ diffusion areas. n+ impurities are doped into these gaps in accordance with quaternary write data when data is written. A current runs between these diffusion areas only when one of these two areas into which impurities have been doped is used as a drain. Accordingly, quaternary data can be read by reading once when one diffusion area is a source and the other diffusion area is a drain and by reading again when the first diffusion area is used as a drain and the other as a source.Type: ApplicationFiled: August 29, 2002Publication date: December 26, 2002Inventors: Noboru Egawa, Hitoshi Kokubun
-
Patent number: 6487119Abstract: The mask ROM for storing quaternary data that enables a short turn around time, makes refining cell sizes simple, and that enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two n+ diffusion areas. n+ impurities are doped into these gaps in accordance with quaternary write data when data is written. A current runs between these diffusion areas only when one of these two areas into which impurities have been doped is used as a drain. Accordingly, quaternary data can be read by reading once when one diffusion area is a source and the other diffusion area is a drain and by reading again when the first diffusion area is used as a drain and the other as a source.Type: GrantFiled: May 11, 2001Date of Patent: November 26, 2002Assignee: Oki Electric Industry Co., Ltd.Inventors: Noboru Egawa, Hitoshi Kokubun
-
Publication number: 20020060927Abstract: The mask ROM for storing quaternary data that enables a short turn around time, makes refining cell sizes simple, and that enables stable reading of data. Gaps are formed between word lines in the memory cell transistors and two n+ diffusion areas. n+ impurities are doped into these gaps in accordance with quaternary write data when data is written. A current runs between these diffusion areas only when one of these two areas into which impurities have been doped is used as a drain. Accordingly, quaternary data can be read by reading once when one diffusion area is a source and the other diffusion area is a drain and by reading again when the first diffusion area is used as a drain and the other as a source.Type: ApplicationFiled: May 11, 2001Publication date: May 23, 2002Inventors: Noboru Egawa, Hitoshi Kokubun
-
Patent number: 5877989Abstract: A semiconductor memory device capable of reducing a delay in the conversion of an input chip enable signal having a TTL level, providing a quick chip enable access and avoiding an increase in current consumption even when the quick chip enable access is made possible. The semiconductor memory device in one embodiment includes an input buffer outputting a signal having a CMOS level in response to a chip enable signal having a TTL level and having a plurality of transistors whose gate widths are set to first dimensions and a second input buffer activated in response to both an input signal having a TTL level other than the chip enable and the signal having the CMOS level and having a plurality of transistors whose gate widths are set to second dimensions smaller than the first dimensions.Type: GrantFiled: October 16, 1997Date of Patent: March 2, 1999Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Patent number: 5699301Abstract: A semiconductor memory device capable of reducing a delay in the conversion of an input chip enable signal having a TTL level, providing a quick chip enable access and avoiding an increase in current consumption even when the quick chip enable access is made possible. the semiconductor memory device in one embodiment includes an input buffer outputting a signal having a CMOS level in response to a chip enable signal having a TTL level and having a plurality of transistors whose gate widths am set to first dimensions and a second input buffer activated in response to both an input signal having a TTL level other than the chip enable signal and the signal having the CMOS level and having a plurality of transistors whose gate widths are set to second dimensions smaller than the first dimensions.Type: GrantFiled: May 25, 1995Date of Patent: December 16, 1997Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Patent number: 5629640Abstract: A semiconductor memory device which is capable of reducing a delay in the conversion of an input chip enable signal having a TTL level, providing a quick chip enable access and avoiding an increase in current consumption despite the quick chip enable access. The semiconductor memory device in one embodiment includes an input buffer outputting a signal having a CMOS level in response to a chip enable signal having a TTL level, and having a plurality of transistors whose gate lengths are set to first dimensions, and a second input buffer activated in response to both another input signal having a TTL level and the signal having the CMOS level, and having a plurality of transistors whose gate lengths are set to second dimensions greater than the first dimensions.Type: GrantFiled: December 26, 1995Date of Patent: May 13, 1997Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Patent number: 5500614Abstract: A semiconductor memory device which is capable of reducing a delay in the conversion of an input chip enable signal having a TTL level, providing a quick chip enable access and avoiding an increase in current consumption despite the quick chip enable access. The semiconductor memory device in one embodiment includes an input buffer outputting a signal having a CMOS level in response to a chip enable signal having a TTL level, and having a plurality of transistors whose gate lengths are set to first dimensions, and a second input buffer activated in response to both another input signal having a TTL level and the signal having the CMOS level, and having a plurality of transistors whose gate lengths are set to second dimensions greater than the first dimensions.Type: GrantFiled: September 16, 1994Date of Patent: March 19, 1996Assignee: OKI Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Patent number: 5497346Abstract: An object of the present invention is to provide a semiconductor memory device capable of reducing a delay in the transmission of a chip select signal, which is developed inside a chip and providing very fast access times for chip selection. A chip select terminal to which a chip select signal is externally supplied, is electrically connected to an inner conductive pattern. A first input circuit is disposed as a pre-stage circuit so as to be electrically connected to each of a plurality of inner circuits. The chip select signal supplied to the chip select terminal from the outside of the chip is directly transmitted to each of the first input circuits through the inner conductive pattern so as to be supplied to each of the inner circuits.Type: GrantFiled: August 19, 1994Date of Patent: March 5, 1996Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa
-
Patent number: 5151615Abstract: A semiconductor integrated noise absorbing circuit comprising an output variation detecting circuit for detecting such a condition that the output signal level of an output buffer circuit changes from a high level to a low level, an input level detecting circuit for detecting such a condition that a voltage level in high level of an input signal line, a capacitor connected to the input signal line, and a gate circuit connected between the load capacitor and the signal line, the gate circuit being closed so as to connect the capacitor to the input signal line if the voltage level of the input signal line is high when the output level of the output buffer circuit changes from a high level to a low level.Type: GrantFiled: July 3, 1991Date of Patent: September 29, 1992Assignee: Oki Electric Industry Co., Ltd.Inventor: Noboru Egawa