Patents by Inventor Osamu Uno
Osamu Uno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11595044Abstract: An input circuit includes an input buffer circuit using a first node as an input and a second node as an output, an N-type transistor having a source coupled to the input terminal, a drain coupled to the first node, and a gate coupled to a power supply, and a pull-up circuit provided between the first node and the power supply. The pull-up circuit is configured to make the power supply and the first node conducive with each other for a predetermined period when the input signal transitions from low to high and not to make the power supply and the first node conductive with each other when the input signal transitions from high to low.Type: GrantFiled: April 29, 2021Date of Patent: February 28, 2023Assignee: SOCIONEXT INC.Inventor: Osamu Uno
-
Publication number: 20210344345Abstract: An input circuit includes an input buffer circuit using a first node as an input and a second node as an output, an N-type transistor having a source coupled to the input terminal, a drain coupled to the first node, and a gate coupled to a power supply, and a pull-up circuit provided between the first node and the power supply. The pull-up circuit is configured to make the power supply and the first node conducive with each other for a predetermined period when the input signal transitions from low to high and not to make the power supply and the first node conductive with each other when the input signal transitions from high to low.Type: ApplicationFiled: April 29, 2021Publication date: November 4, 2021Inventor: Osamu UNO
-
Patent number: 11105141Abstract: A control device includes: a detection unit that detects a reference position indicating a position serving as a reference among passenger's predetermined portions based on a captured image captured by an imaging device that images an interior of a vehicle; and a control unit that is provided in the vehicle and performs control such that, during a closing operation of an openable and closable opening and closing member, the closing operation of the opening and closing member is interrupted, when a coordinate value of the reference position detected by the detection unit exceeds a threshold value.Type: GrantFiled: November 13, 2018Date of Patent: August 31, 2021Assignee: AISIN SEIKI KABUSHIKI KAISHAInventors: Kosuke Kito, Takuro Oshida, Osamu Uno, Satoshi Mori, Shingo Fujimoto
-
Publication number: 20200098134Abstract: An imaging system includes an imaging device and a signal processer, the imaging device including a cache memory and an imaging controller which acquires an infrared image of a subject and depth information indicating a distance from the imaging device to the subject, the imaging controller transmitting the infrared image to the signal processor and storing the depth information at the cache memory, the signal processer including a signal processing control portion which receives the infrared image from the imaging device, detects a two-dimensional coordinate of a predetermined position on the infrared image transmitted from the imaging device, acquires the depth information for the detected two-dimensional coordinate from the cache memory, generates a three-dimensional coordinate of the predetermined position within a three-dimensional space based on the two-dimensional coordinate and the acquired depth information, and outputs a control signal to an external device based on the three-dimensional coordinate.Type: ApplicationFiled: September 11, 2019Publication date: March 26, 2020Applicant: AISIN SEIKI KABUSHIKI KAISHAInventors: Shingo Fujimoto, Osamu Uno, Satoshi Mori, Takuro Oshida
-
Publication number: 20200090299Abstract: A three-dimensional skeleton information generating apparatus includes an acquisition portion acquiring a two-dimensional image and a distance image of a subject, and a coordinate estimation portion estimating a three-dimensional coordinate of a skeleton point of the subject in a three-dimensional absolute coordinate system based on the two-dimensional image and the distance image acquired by the acquisition portion, the three-dimensional absolute coordinate system including a position other than an imaging position of the two-dimensional image and the distance image as an origin.Type: ApplicationFiled: September 10, 2019Publication date: March 19, 2020Applicant: AISIN SEIKI KABUSHIKI KAISHAInventors: Osamu UNO, Satoshi MORI, Takuro OSHIDA, Shingo FUJIMOTO, Hiroyuki MORISAKI
-
Publication number: 20190171296Abstract: A gesture determination apparatus includes: a recognition device that recognizes a motion of an occupant and a first part and a second part of the occupant, based on a captured image captured by an imaging device that images an interior of a vehicle; and a determination device that determines whether or not a motion corresponding to any command is performed based on the motion of the occupant recognized by the recognition device and a positional relationship between the first part and the second part recognized by the recognition device.Type: ApplicationFiled: November 13, 2018Publication date: June 6, 2019Applicant: AISIN SEIKI KABUSHIKI KAISHAInventors: Kosuke KITO, Takuro OSHIDA, Osamu UNO, Satoshi MORI, Shingo FUJIMOTO
-
Publication number: 20190169917Abstract: A control device includes: a detection unit that detects a reference position indicating a position serving as a reference among passenger's predetermined portions based on a captured image captured by an imaging device that images an interior of a vehicle; and a control unit that is provided in the vehicle and performs control such that, during a closing operation of an openable and closable opening and closing member, the closing operation of the opening and closing member is interrupted, when a coordinate value of the reference position detected by the detection unit exceeds a threshold value.Type: ApplicationFiled: November 13, 2018Publication date: June 6, 2019Applicant: AISIN SEIKI KABUSHIKI KAISHAInventors: Kosuke KITO, Takuro OSHIDA, Osamu UNO, Satoshi MORI, Shingo FUJIMOTO
-
Patent number: 9991882Abstract: A semiconductor apparatus includes an internal circuit connected to a first power line to which a first power voltage is applied; a transistor including a first terminal, which is connected to a node to which an input voltage is applied, a second terminal connected to the internal circuit, and a control terminal to which a control voltage is applied; and a voltage control circuit, which is connected to the node, generating the control voltage. Further, the voltage control circuit includes a step-down circuit generating an internal voltage by lowering the input voltage applied to the node, and a switching circuit, which is connected to the first power line, generating the control voltage based on the first power voltage and the internal voltage.Type: GrantFiled: November 15, 2017Date of Patent: June 5, 2018Assignee: SOCIONEXT INC.Inventors: Hajime Ohmi, Osamu Uno, Masahiro Iwamoto, Yuichi Itonaga
-
Publication number: 20180076809Abstract: A semiconductor apparatus includes an internal circuit connected to a first power line to which a first power voltage is applied; a transistor including a first terminal, which is connected to a node to which an input voltage is applied, a second terminal connected to the internal circuit, and a control terminal to which a control voltage is applied; and a voltage control circuit, which is connected to the node, generating the control voltage. Further, the voltage control circuit includes a step-down circuit generating an internal voltage by lowering the input voltage applied to the node, and a switching circuit, which is connected to the first power line, generating the control voltage based on the first power voltage and the internal voltage.Type: ApplicationFiled: November 15, 2017Publication date: March 15, 2018Inventors: Hajime OHMI, Osamu Uno, Masahiro Iwamoto, Yuichi Itonaga
-
Patent number: 9853636Abstract: A semiconductor apparatus includes an internal circuit connected to a first power line to which a first power voltage is applied; a transistor including a first terminal, which is connected to a node to which an input voltage is applied, a second terminal connected to the internal circuit, and a control terminal to which a control voltage is applied; and a voltage control circuit, which is connected to the node, generating the control voltage. Further, the voltage control circuit includes a step-down circuit generating an internal voltage by lowering the input voltage applied to the node, and a switching circuit, which is connected to the first power line, generating the control voltage based on the first power voltage and the internal voltage.Type: GrantFiled: June 17, 2015Date of Patent: December 26, 2017Assignee: SOCIONEXT INC.Inventors: Hajime Ohmi, Osamu Uno, Masahiro Iwamoto, Yuichi Itonaga
-
Patent number: 9780762Abstract: A level conversion circuit includes: first P-ch and N-ch transistors and second P-ch and N-ch transistors respectively connected in series between first and second power sources; third and fourth P-ch transistors respectively connected between the gates of the second and first P-ch transistors and the drain of the first and second P-ch transistors; and fifth and sixth P-ch transistors respectively connected between the gates of the second and first P-ch transistors and a third power source, wherein differential input signals are applied to the gates of the first and second N-ch transistors, a bias voltage is applied to the gates of the third and fourth P-ch transistors, the gate of the fifth and sixth P-ch transistors are respectively connected to connection nodes of the first P-ch and N-ch transistors the second P-ch and N-ch transistors.Type: GrantFiled: June 3, 2016Date of Patent: October 3, 2017Assignee: SOCIONEXT INC.Inventors: Tomohiko Koto, Kenichi Konishi, Osamu Uno
-
Publication number: 20170012612Abstract: A level conversion circuit includes: first P-ch and N-ch transistors and second P-ch and N-ch transistors respectively connected in series between first and second power sources; third and fourth P-ch transistors respectively connected between the gates of the second and first P-ch transistors and the drain of the first and second P-ch transistors; and fifth and sixth P-ch transistors respectively connected between the gates of the second and first P-ch transistors and a third power source, wherein differential input signals are applied to the gates of the first and second N-ch transistors, a bias voltage is applied to the gates of the third and fourth P-ch transistors, the gate of the fifth and sixth P-ch transistors are respectively connected to connection nodes of the first P-ch and N-ch transistors the second P-ch and N-ch transistors.Type: ApplicationFiled: June 3, 2016Publication date: January 12, 2017Inventors: Tomohiko KOTO, Kenichi Konishi, Osamu Uno
-
Publication number: 20160013786Abstract: A semiconductor apparatus includes an internal circuit connected to a first power line to which a first power voltage is applied; a transistor including a first terminal, which is connected to a node to which an input voltage is applied, a second terminal connected to the internal circuit, and a control terminal to which a control voltage is applied; and a voltage control circuit, which is connected to the node, generating the control voltage. Further, the voltage control circuit includes a step-down circuit generating an internal voltage by lowering the input voltage applied to the node, and a switching circuit, which is connected to the first power line, generating the control voltage based on the first power voltage and the internal voltage.Type: ApplicationFiled: June 17, 2015Publication date: January 14, 2016Inventors: Hajime OHMI, Osamu UNO, Masahiro IWAMOTO, Yuichi ITONAGA
-
Publication number: 20140132322Abstract: An input circuit includes a first P-channel MOS transistor including a first terminal supplied with a high-potential power supply voltage and a second terminal coupled to a first node, a second P-channel MOS transistor including a first terminal coupled to the first node and a second terminal coupled to a second node, a first N-channel MOS transistor including a first terminal coupled to the second node and a second terminal coupled to a third node, and a second N-channel MOS transistor including a first terminal coupled to the third node and a second terminal supplied with a low-potential power supply voltage. An input signal is supplied to gate terminals of the P-channel MOS transistors and the N-channel MOS transistors. A control circuit controls the potential at the first node and the potential at the third node based on the input signal and the potential at the second node.Type: ApplicationFiled: November 8, 2013Publication date: May 15, 2014Applicant: Fujitsu Semiconductor LimitedInventor: Osamu UNO
-
Patent number: 8593205Abstract: An output buffer circuit includes first and second output circuits, and those output terminals are coupled to each other. The first output circuit outputs a first signal having a voltage level of a first high potential power supply or a low potential power supply and includes a first output transistor at a high potential side. The second output circuit outputs a second signal having a voltage level of a second high potential power supply, which is lower than the first high potential power supply, or the low potential power supply and includes a second output transistor at a high potential side. A control circuit sets the gate and back gate of at least one of the first and second output transistor to the voltage level of the second high potential power supply when the first high potential power supply is deactivated and the second high potential power supply is activated.Type: GrantFiled: April 26, 2012Date of Patent: November 26, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Osamu Uno
-
Publication number: 20120280740Abstract: An output buffer circuit includes first and second output circuits, and those output terminals are coupled to each other. The first output circuit outputs a first signal having a voltage level of a first high potential power supply or a low potential power supply and includes a first output transistor at a high potential side. The second output circuit outputs a second signal having a voltage level of a second high potential power supply, which is lower than the first high potential power supply, or the low potential power supply and includes a second output transistor at a high potential side. A control circuit sets the gate and back gate of at least one of the first and second output transistor to the voltage level of the second high potential power supply when the first high potential power supply is deactivated and the second high potential power supply is activated.Type: ApplicationFiled: April 26, 2012Publication date: November 8, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Osamu UNO
-
Patent number: 7859305Abstract: An input/output circuit, operable in an input mode and an output mode, for receiving data and an enable signal, the input/output circuit including an input/output terminal; a pull-up output transistor including a gate; a first logic circuit including an output node coupled to the gate of the pull-up output transistor; a pull-down output transistor including a gate; a second logic circuit coupled to the gate of the pull-down output transistor, and the second logic circuit inactivating the pull-down output transistor in the input mode; and a gate signal generation unit configured to generate a gate signal for inactivating the pull-up output transistor in accordance with the enable signal and an input signal provided from an external device to the input/output terminal in the input mode.Type: GrantFiled: February 5, 2009Date of Patent: December 28, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Osamu Uno
-
Patent number: 7830174Abstract: An input/output circuit operable in input and output modes and including an input/output terminal, pull-up and pull-down output transistors, and first and second logic circuits operated in accordance with data and an enable signal. A control circuit maintains the pull-up output transistor in an inactivated state regardless of the voltage applied to the input/output terminal in the input mode. A switch circuit disconnects the first logic circuit from a power supply when an input signal having voltage higher than the power supply voltage of the power supply is input to the input/output terminal in the input mode. A back gate control circuit supplies back gates of P-channel MOS transistors in the first logic circuit and the switch circuit with back gate voltage having the same voltage as the input signal when the input signal is input in the input mode.Type: GrantFiled: August 3, 2007Date of Patent: November 9, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Osamu Uno
-
Publication number: 20090140770Abstract: An input/output circuit, operable in an input mode and an output mode, for receiving data and an enable signal, the input/output circuit including an input/output terminal; a pull-up output transistor including a gate; a first logic circuit including an output node coupled to the gate of the pull-up output transistor; a pull-down output transistor including a gate; a second logic circuit coupled to the gate of the pull-down output transistor, and the second logic circuit inactivating the pull-down output transistor in the input mode; and a gate signal generation unit configured to generate a gate signal for inactivating the pull-up output transistor in accordance with the enable signal and an input signal provided from an external device to the input/output terminal in the input mode.Type: ApplicationFiled: February 5, 2009Publication date: June 4, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Osamu UNO
-
Patent number: 7501852Abstract: A tolerant input circuit that functions stably regardless of fabrication differences without having to adjust the threshold value of an input circuit. The tolerant input circuit includes a step-down device configured by an N-channel MOS transistor connected between an input pad and the input circuit. Voltage from a power supply is supplied to the gate of the N-channel MOS transistor in the step-down device to decrease the voltage of a high voltage signal provided to the input pad to the voltage of the power supply or lower. The signal with decreased voltage is provided to the input circuit. The tolerant input circuit includes a back gate voltage control circuit for increasing back gate voltage of the N-channel MOS transistor in the step-down device when the input pad is provided with a high voltage signal.Type: GrantFiled: September 27, 2005Date of Patent: March 10, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Toyoki Suzuki, Mitsuaki Tomida, Masahiro Iwamoto, Osamu Uno