Patents by Inventor Pao-Cheng Chiu
Pao-Cheng Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7466179Abstract: The invention relates to a phase-interpolation circuit and a phase-interpolation signal generating circuit applying the phase-interpolation circuit. The phase-interpolation circuit can avoid short-circuit current effectively. In addition, an inter-phase signal can be interpolated between the rising edge and the falling edge of the clock pulse. The phase-interpolation signal generating device can generate multiphase clock signals which not only have linearly distributed phases but also maintain good 50% duty cycle of the multiphase clock signals.Type: GrantFiled: December 2, 2004Date of Patent: December 16, 2008Assignee: Realtek Semiconductor CorporationInventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20080218212Abstract: A low to high voltage conversion output driver. The low to high voltage conversion output driver has an output coupled to a first fixed voltage via a load device and comprises a current source, a low voltage transistor, and a high voltage transistor. The current source has one end coupled to a second fixed voltage. The low voltage transistor has a first terminal coupled to the other end of the current source, a second terminal receiving a low voltage data signal, and a third terminal. The high voltage transistor has a first terminal coupled to the third terminal of the low voltage transistor, a second terminal coupled to a bias source, and a third terminal coupled to the output.Type: ApplicationFiled: May 14, 2008Publication date: September 11, 2008Applicant: MEDIATEK INC.Inventor: Pao-Cheng Chiu
-
Patent number: 7402988Abstract: A switching regulator includes a reference voltage generator and a switching-regulating module. The reference voltage generator receives a digital control signal and generates a reference voltage according to the digital control signal. The switching-regulating module is connected to the reference voltage generator and generates an output voltage according to the reference voltage. The value of the digital control signal is gradually increased to make the reference voltage being gradually increased at the initial stage of the activation of the switching regulator.Type: GrantFiled: February 24, 2006Date of Patent: July 22, 2008Assignee: Realtek Semiconductor Corp.Inventors: Pao-Cheng Chiu, Chieh-Min Feng, Ming-Han Lee
-
Publication number: 20080068043Abstract: A low to high voltage conversion output driver. The low to high voltage conversion output driver has an output coupled to a first fixed voltage via a load device and comprises a current source, a low voltage transistor, and a high voltage transistor. The current source has one end coupled to a second fixed voltage. The low voltage transistor has a first terminal coupled to the other end of the current source, a second terminal receiving a low voltage data signal, and a third terminal. The high voltage transistor has a first terminal coupled to the third terminal of the low voltage transistor, a second terminal coupled to a bias source, and a third terminal coupled to the output.Type: ApplicationFiled: September 20, 2006Publication date: March 20, 2008Applicant: MEDIATEK INC.Inventor: Pao-Cheng Chiu
-
Patent number: 7212044Abstract: A signal transmitting apparatus being used in a network device includes a voltage-controlled current source for outputting a current signal according to an input digital signal; a line driver for outputting a voltage signal according to the current signal; at least one impedance-matching unit, which is coupled to the line driver, for impedance-matching at the output of the line driver; and a first correction unit, which is coupled to the voltage-controlled current source, for outputting a first correction signal to adjust the current signal outputted from the voltage-controlled current source.Type: GrantFiled: November 1, 2004Date of Patent: May 1, 2007Assignee: Realtek Semiconductor Corp.Inventors: Chih-Wen Huang, Pao-Cheng Chiu
-
Publication number: 20060197516Abstract: A switching regulator includes a reference voltage generator and a switching-regulating module. The reference voltage generator receives a digital control signal and generates a reference voltage according to the digital control signal. The switching-regulating module is connected to the reference voltage generator and generates an output voltage according to the reference voltage. The value of the digital control signal is gradually increased to make the reference voltage being gradually increased at the initial stage of the activation of the switching regulator.Type: ApplicationFiled: February 24, 2006Publication date: September 7, 2006Inventors: Pao-Cheng Chiu, Chieh-Min Feno, Ming-Han Lee
-
Patent number: 7081777Abstract: A multiple-phase switching circuit includes an alternative signal generator for generating a plurality of alternative signals according to a switching signal, and a multiplexer for receiving a plurality of clock signals and outputting a target clock signal according to the alternative signals. Only one of the alternative signals generated by the alternative signal generator is in a first logic level, while the other alternative signals are in a second logic level. The alternative signal generator changes the logic level of a first alternative signal having the first logic level into the second logic level, and changes the logic level of a second alternative signal adjacent to the first alternative signal into the first logic level.Type: GrantFiled: August 10, 2004Date of Patent: July 25, 2006Assignee: Realtek Semiconductor Corp.Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20060022734Abstract: The invention relates to a phase-interpolation circuit and a phase-interpolation signal generating circuit applying the phase-interpolation circuit. The phase-interpolation circuit can avoid short-circuit current effectively. In addition, an inter-phase signal can be interpolated between the rising edge and the falling edge of the clock pulse. The phase-interpolation signal generating device can generate multiphase clock signals which not only have linearly distributed phases but also maintain good 50% duty cycle of the multiphase clock signals.Type: ApplicationFiled: December 2, 2004Publication date: February 2, 2006Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20050232170Abstract: A transceiver in a full duplex communication system includes a hybrid circuit for transmitting a transmission signal or receiving a receive signal via the channel, the hybrid circuit includes an echo cancellation device for removing transmission signal components from the receive signal; wherein the hybrid circuit outputs a processed receive signal; and a gain amplifier being an OP-RC AGC is directly connected to the hybrid circuit for amplifying the processed receive signal, wherein a first node of the gain amplifier coupled to the echo cancellation device is a virtual ground.Type: ApplicationFiled: March 17, 2005Publication date: October 20, 2005Inventors: Pao-Cheng Chiu, Chen-Chih Huang
-
Patent number: 6940333Abstract: A high-to-low level shifter, coupled to a first external signal, for transforming the first external signal into an internal signal, wherein the first external signal substantially switches between a high-voltage-domain high potential and a high-voltage-domain low potential, the internal signal substantially switches between a low-voltage-domain high potential and a low-voltage-domain low potential. The high-to-low level shifter includes: an inverter, for generating a second external signal according to the first external signal, wherein the second external signal is inverse to the first external signal; and a level shifter, for generating the internal signal according to the first external signal and the second external signal.Type: GrantFiled: February 24, 2004Date of Patent: September 6, 2005Assignee: Realtek Semiconductor Corp.Inventors: Pao-Cheng Chiu, Mu-Jung Chen
-
Publication number: 20050116745Abstract: A signal transmitting apparatus being used in a network device includes a voltage-controlled current source for outputting a current signal according to an input digital signal; a line driver for outputting a voltage signal according to the current signal; at least one impedance-matching unit, which is coupled to the line driver, for impedance-matching at the output of the line driver; and a first correction unit, which is coupled to the voltage-controlled current source, for outputting a first correction signal to adjust the current signal outputted from the voltage-controlled current source.Type: ApplicationFiled: November 1, 2004Publication date: June 2, 2005Inventors: Chih-Wen Huang, Pao-Cheng Chiu
-
Publication number: 20050012536Abstract: A high-to-low level shifter, coupled to a first external signal, for transforming the first external signal into an internal signal, wherein the first external signal substantially switches between a high-voltage-domain high potential and a high-voltage-domain low potential, the internal signal substantially switches between a low-voltage-domain high potential and a low-voltage-domain low potential. The high-to-low level shifter includes: an inverter, for generating a second external signal according to the first external signal, wherein the second external signal is inverse to the first external signal; and a level shifter, for generating the internal signal according to the first external signal and the second external signal.Type: ApplicationFiled: February 24, 2004Publication date: January 20, 2005Inventors: Pao-Cheng Chiu, Mu-Jung Chen
-
Publication number: 20050012539Abstract: A multiple-phase switching circuit includes an alternative signal generator for generating a plurality of alternative signals according to a switching signal, and a multiplexer for receiving a plurality of clock signals and outputting a target clock signal according to the alternative signals. Only one of the alternative signals generated by the alternative signal generator is in a first logic level, while the other alternative signals are in a second logic level. The alternative signal generator changes the logic level of a first alternative signal having the first logic level into the second logic level, and changes the logic level of a second alternative signal adjacent to the first alternative signal into the first logic level.Type: ApplicationFiled: August 10, 2004Publication date: January 20, 2005Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20050012522Abstract: A high-to-low level shifter, coupled to a first external signal, for transforming the first external signal into an internal signal, wherein the first external signal substantially switches between a high-voltage-domain high potential and a high-voltage-domain low potential, the internal signal substantially switches between a low-voltage-domain high potential and a low-voltage-domain low potential. The high-to-low level shifter includes: an inverter, for generating a second external signal according to the first external signal, wherein the second external signal is inverse to the first external signal; and a level shifter, for generating the internal signal according to the first external signal and the second external signal.Type: ApplicationFiled: February 23, 2004Publication date: January 20, 2005Inventors: Pao-Cheng Chiu, Mu-Jung Chen
-
Patent number: 6803796Abstract: The present invention is to provide a multiple phases switching circuit which is operable with a multiple phase signal generator and a succeeding circuit. The multiple-phase signal generator generates N multiple-phase clock signals. Phases of the multiple-phase clock signals are different. The multiple phases switching circuit comprises an alternative signal generator and a multiplexer. The alternative signal generator outputs an alternative signal according to an up/down switching signal. The multiplexer is coupled to the alternative signal generator for receiving the multiple-phase clock signals and proceeding a glitch/spike preventing process according to the alternative signal so as to output a target clock signal to the succeeding circuit.Type: GrantFiled: May 28, 2002Date of Patent: October 12, 2004Assignee: Realtek Semiconductor Corp.Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Patent number: 6727741Abstract: The invention relates to a phase-interpolation circuit and a phase-interpolation signal generating circuit applying the phase-interpolation circuit. The phase-interpolation circuit can avoid short-circuit current effectively. In addition, an inter-phase signal can be interpolated between the rising edge and the falling edge of the clock pulse. The phase-interpolation signal generating device can generate multiphase clock signals which not only have linearly distributed phases but also maintain good 50% duty cycle of the multiphase clock signals.Type: GrantFiled: February 21, 2002Date of Patent: April 27, 2004Assignee: Realtek Semiconductor Corp.Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20030210758Abstract: The present invention generally relates to a generator and a method for generating a recovered clock with high phase resolution. The recovered clock generator comprises a multi-phase clock generator to generate a plurality of multi-phase clock signals with a predetermined frequency higher than a target frequency; a phase selector for receiving the multi-phase clock signals and outputting a selected-phase clock signal according to a selecting signal; and a frequency divider for dividing the frequency of the selected-phase clock signal so as to generate a recovered clock with the target frequency. The recovered clock generator further comprises a phase interpolation unit between the multi-phase clock generator and phase selector. Therefore, the recovered clock generator of the invention can be implemented with less circuit space, and the wires of the layout will not interference the accuracy and the monotonic of the selected clock.Type: ApplicationFiled: April 29, 2003Publication date: November 13, 2003Applicant: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Pao-Cheng Chiu
-
Patent number: 6633250Abstract: The present invention is to provide an average bubble correction circuit which will expand the range of bubble error correction and will detect the proper position of the 1/0 state-conversion points of the thermometer codes to low down the error rate that caused by the ROM decoding. The average bubble correction circuit is used in the analog to digital converter and will convert the thermometer code obtained from the comparator of the analog to digital converter into the 1/0 state-conversion point.Type: GrantFiled: March 27, 2002Date of Patent: October 14, 2003Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Pao-Cheng Chiu
-
Publication number: 20020191431Abstract: The present invention is to provide a multiple phases switching circuit, which can be used in a multiple phase signal generator and a succeeding circuit, in the same time, the multiple phase signal generator will generate N multiple phases clock signals that spreading 360 degrees, the phase of any clock signal is ahead of the phase of the next coming clock signal, the multiple phase switching circuit comprises:Type: ApplicationFiled: May 28, 2002Publication date: December 19, 2002Inventors: Chen-Chih Huang, Pao-Cheng Chiu
-
Publication number: 20020167428Abstract: The present invention is to provide an average bubble correction circuit which will expand the range of bubble error correction and will detect the proper position of the 1/0 state-conversion points of the thermometer codes to low down the error rate that caused by the ROM decoding. The average bubble correction circuit is used in the analog to digital converter and will convert the thermometer code obtained from the comparator of the analog to digital converter into the 1/0 state-conversion point.Type: ApplicationFiled: March 27, 2002Publication date: November 14, 2002Inventors: Chao-Cheng Lee, Pao-Cheng Chiu