Patents by Inventor Paul A. Langner
Paul A. Langner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8196016Abstract: Trapping set decoding for transmission frames is disclosed. In one aspect, a trapping set decoder includes a detector including an input to receive a decoded codeword and including circuitry to detect the presence of one or more trapping sets of bits in the decoded codeword. A selection processor is coupled to the detector to select one from a group of trapping sets and correct one or more bits in the decoded codeword based on statistical measures associated with the one or more trapping sets of bits.Type: GrantFiled: July 25, 2011Date of Patent: June 5, 2012Assignee: Aquantia CorporationInventors: Paul Langner, Ramin Shirani
-
Patent number: 8098768Abstract: Compensation of transmit baseline wander in data transmission on a network. In one aspect, compensating for baseline wander includes receiving a signal to be transmitted by a transmitter, where the transmitter is operable with a higher-speed transmission standard requiring magnetics a first open circuit inductance. The signal is processed to compensate for a transmit baseline wander in the signal, the transmit baseline wander associated with a lower-speed transmission standard that requires magnetics with a second open circuit inductance that is higher than the first open circuit inductance. The processed signal is to be provided for transmission on a twisted pair cable of the network.Type: GrantFiled: February 11, 2009Date of Patent: January 17, 2012Assignee: Aquantia CorporationInventors: Paul Langner, Hossein Sedarat, Tom Gandy
-
Publication number: 20110249686Abstract: An ethernet transceiver integrated circuit chip is disclosed including a plurality of transceivers for coupling to a corresponding plurality of physical channels. A channel switcher is coupled to the plurality of transceivers. During a first mode of operation, the channel switcher activates all of the plurality of transceivers to transceive data in accordance with a first aggregate data transfer rate. During a second mode of operation, the channel switcher activates less than all of the plurality of transceivers to transceive data in accordance with a second aggregate data rate that is less than the first aggregate data transfer rate.Type: ApplicationFiled: June 24, 2011Publication date: October 13, 2011Inventors: Paul Langner, Hossein Sederat
-
Patent number: 8020070Abstract: Trapping set decoding for transmission frames is disclosed. In one aspect, a trapping set decoder includes a decoder that performs decoding operations on an encoded codeword in received data, and a detector coupled to the decoder for detecting the presence of any one of a group of possible trapping sets in the decoding operations on the encoded codeword. A selection processor is also included, coupled to the decoder, for providing a decoded codeword by selecting one trapping set of the group of possible trapping sets, the selected trapping set being present in the decoding operations of the codeword, and by using the selected trapping set to produce the decoded codeword.Type: GrantFiled: December 5, 2008Date of Patent: September 13, 2011Assignee: Aquantia CorporationInventors: Paul Langner, Ramin Shirani
-
Publication number: 20100017687Abstract: Methods and apparatus are provided for N+1 packet level mesh protection. An error correction encoding method is provided that assembles M-T data packets; appends a sequence number and a payload integrity check to each of the M-T data packets; and creates T protection packets having the sequence number and payload integrity check, wherein a payload for each of the T protection packets are formed from corresponding symbols in the M-T data packets. An error correction decoding method is also provided that receives a plurality of error-free packets and one or more packets having an error; and reconstructs the one or more packets having an error by applying block erasure decoding to said plurality of error-free packets, whereby one packet having an error can be reconstructed for each protection packet used to encode the received packets.Type: ApplicationFiled: September 23, 2009Publication date: January 21, 2010Applicant: AGERE SYSTEMS INC.Inventor: Paul Langner
-
Patent number: 7624333Abstract: Methods and apparatus are provided for N+1 packet level mesh protection. An error correction encoding method is provided that assembles M-T data packets; appends a sequence number and a payload integrity check to each of the M-T data packets; and creates T protection packets having the sequence number and payload integrity check, wherein a payload for each of the T protection packets are formed from corresponding symbols in the M-T data packets. An error correction decoding method is also provided that receives a plurality of error-free packets and one or more packets having an error; and reconstructs the one or more packets having an error by applying block erasure decoding to said plurality of error-free packets, whereby one packet having an error can be reconstructed for each protection packet used to encode the received packets.Type: GrantFiled: September 29, 2005Date of Patent: November 24, 2009Assignee: Agere Systems Inc.Inventor: Paul Langner
-
Publication number: 20090202003Abstract: Compensation of transmit baseline wander in data transmission on a network. In one aspect, compensating for baseline wander includes receiving a signal to be transmitted by a transmitter, where the transmitter is operable with a higher-speed transmission standard requiring magnetics a first open circuit inductance. The signal is processed to compensate for a transmit baseline wander in the signal, the transmit baseline wander associated with a lower-speed transmission standard that requires magnetics with a second open circuit inductance that is higher than the first open circuit inductance. The processed signal is to be provided for transmission on a twisted pair cable of the network.Type: ApplicationFiled: February 11, 2009Publication date: August 13, 2009Applicant: AQUANTIA CORP.Inventors: Paul Langner, Hossein Sedarat, Tom Gandy
-
Publication number: 20090150745Abstract: Trapping set decoding for transmission frames is disclosed. In one aspect, a trapping set decoder includes a decoder that performs decoding operations on an encoded codeword in received data, and a detector coupled to the decoder for detecting the presence of any one of a group of possible trapping sets in the decoding operations on the encoded codeword. A selection processor is also included, coupled to the decoder, for providing a decoded codeword by selecting one trapping set of the group of possible trapping sets, the selected trapping set being present in the decoding operations of the codeword, and by using the selected trapping set to produce the decoded codeword.Type: ApplicationFiled: December 5, 2008Publication date: June 11, 2009Applicant: AQUANTIA CORPORATIONInventors: PAUL LANGNER, RAMIN SHIRANI
-
Publication number: 20080056231Abstract: The invention is, in one embodiment, a network switching system having control circuitry and one or more ports. The control circuitry provides packet-switched-network, e.g., Ethernet, services to one or more network client devices. The control circuitry further provides analog-telephone services to one or more telephonic client devices. Each port connects to one or more client devices, wherein at least one port supports provision of both packet-switched-network services and analog-telephone services to support a network client device, a telephony client device, or both simultaneously.Type: ApplicationFiled: August 17, 2006Publication date: March 6, 2008Inventor: Paul Langner
-
Publication number: 20070230475Abstract: A network processor comprises an input interface, an output interface, a switch coupled between the input and output interfaces, and a plurality of processing elements coupled to respective bidirectional ports of the switch. Such processing elements include, in an illustrative embodiment, a scheduler, a security engine, a classification engine, a stream editor, etc. Information associated with a given packet received via the input interface is sequentially processed through multiple ones of the processing elements in a serial processing order based on switching operations of the switch. In the illustrative embodiment, the switch can permit any desired interconnection of the various processing elements so as to achieve a particular packet processing flow appropriate for a given application.Type: ApplicationFiled: March 31, 2006Publication date: October 4, 2007Inventor: Paul Langner
-
Publication number: 20070074095Abstract: Methods and apparatus are provided for N+1 packet level mesh protection. An error correction encoding method is provided that assembles M-T data packets; appends a sequence number and a payload integrity check to each of the M-T data packets; and creates T protection packets having the sequence number and payload integrity check, wherein a payload for each of the T protection packets are formed from corresponding symbols in the M-T data packets. An error correction decoding method is also provided that receives a plurality of error-free packets and one or more packets having an error; and reconstructs the one or more packets having an error by applying block erasure decoding to said plurality of error-free packets, whereby one packet having an error can be reconstructed for each protection packet used to encode the received packets.Type: ApplicationFiled: September 29, 2005Publication date: March 29, 2007Inventor: Paul Langner
-
Patent number: 7139288Abstract: Multiple single-channel links are employed as a single high-bandwidth link for packetized data having a single packet delineator. The single high-bandwidth link may typically be employed for transfer of data in intra- and inter-frame/rack back-planes. A transmitter forms the packetized data including the single packet delineator. The packet delineator is used by, for example, a framer of a receiver to enable reconstruction of packetized data from the multiple single-channel links. The transmitter forms the packetized data such that a beginning portion of each packet is transferred to a particular one of the single-channel links. Thus, the packet delineator is associated with that particular single-channel link, regardless of the number of other single-channel links that are bonded together with that particular single-channel link to form the single high-bandwidth link.Type: GrantFiled: November 7, 2001Date of Patent: November 21, 2006Assignee: Agere Systems Inc.Inventors: Francois Balay, Barry K. Britton, Paul A. Langner, John B. McCluskey, Shakeel H. Peera
-
Publication number: 20040071224Abstract: Multiple single-channel links are employed as a single high-bandwidth link for packetized data having a single packet delineator. The single high-bandwidth link may typically be employed for transfer of data in intra- and inter-frame/rack back-planes. A transmitter forms the packetized data including the single packet delineator. The packet delineator is used by, for example, a framer of a receiver to enable reconstruction of packetized data from the multiple single-channel links. The transmitter forms the packetized data such that a beginning portion of each packet is transferred to a particular one of the single-channel links. Thus, the packet delineator is associated with that particular single-channel link, regardless of the number of other single-channel links that are bonded together with that particular single-channel link to form the single high-bandwidth link.Type: ApplicationFiled: November 7, 2001Publication date: April 15, 2004Inventors: Francois Balay, Barry K. Britton, Paul A. Langner, John B. McCluskey, Shakeel H. Peera
-
Patent number: 5315175Abstract: A digital data bus provides common-mode noise immunity equal to approximately one-half that of a fully differentially driven and received bus. For a data bus having n data lines, n+1 lines are provided, the n+1th line being a reference voltage line. The data and reference lines are driven by drivers having similar impedance characteristics. The reference line is received by a line receiver having impedance characteristics similar to the differential receivers of the data lines. The data line receivers have one differential input connected to respective data lines and the other differential input connected to the output of the reference line receiver. The reference line is routed with the data lines to ensure induced signals are common-mode, but spaced therefrom to reduce cross-talk.Type: GrantFiled: March 18, 1993Date of Patent: May 24, 1994Assignee: Northern Telecom LimitedInventor: Paul A. Langner
-
Patent number: 4928105Abstract: A microwave frequency detection receiver for receiving an incoming analog radar signal, converting the radar signal into digital form, and performing a table lookup algorithm for detecting frequency and amplitude of the incoming signal with respect to time. The table lookup algorithm is in the form of a three point best-fit sinusoidal approximation of frequency and amplitude for processing successive digital input signal samples processed in groups of three. Digital sampling of the input signal coupled with the novel table lookup algorithm results in detection of frequency and amplitude characteristics on an intrapulse basis.Type: GrantFiled: May 24, 1989Date of Patent: May 22, 1990Assignee: Telemus Electronic Systems, Inc.Inventor: Paul Langner