Patents by Inventor Paul Demone
Paul Demone has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230010711Abstract: Control of a resonant power converter using switch paths during power-up is described herein. During power-up, a first switch path sinks current away from a resonant capacitor while a second switch path sources current to a high-side capacitor. In this way the high-side capacitor may predictably charge to sufficient bootstrap voltage for steady state operation. Additionally, a third switch path may control current to a low-side capacitor.Type: ApplicationFiled: December 15, 2020Publication date: January 12, 2023Applicant: POWER INTEGRATIONS, INC.Inventors: ROBERT J. MAYELL, YUEMING WANG, HARTLEY FRED HORWITZ, PAUL DEMONE
-
Patent number: 8587280Abstract: A power supply arrangement includes a PFC converter, an LLC converter, a control unit and an offset unit. The control unit generates a control signal to control a duty cycle of a PWM (Pulse Width Modulation) signal to control the PFC converter. The control unit includes a PWM converter that generates the PWM signal to which a switching circuit is responsive to switch a current representing an input current of the PFC converter. An amplifier receives a current sense signal and provides the current representing the input current of the PFC converter. An offset unit generates a variable offset signal to offset the control signal or a signal used by the control unit to generate the control signal. The variable offset signal is an offset current coupled to offset the current sense signal received at the input of the amplifier.Type: GrantFiled: July 11, 2012Date of Patent: November 19, 2013Assignee: Power Integrations, Inc.Inventors: Roger Colbeck, Paul DeMone, Anthony Peter Ernest Reinberger
-
Patent number: 8582319Abstract: A resonant mode converter includes a PFC power converter having an input coupled to receive an input voltage. An LLC power converter is cascaded with the PFC power converter. The LLC power converter includes a transformer coupled to generate an output of the resonant mode converter. A feedback circuit is coupled to generate a first current representative of the output of the resonant mode converter. A control unit includes a current limiting circuit coupled to receive the first current and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. The control unit further includes an oscillator coupled to generate a control signal having a control frequency in response to the first current. The resonant mode converter output is controlled in response to the control frequency.Type: GrantFiled: August 22, 2012Date of Patent: November 12, 2013Assignee: Power Integrations, Inc.Inventors: Anthony Reinberger, Paul Demone
-
Patent number: 8503250Abstract: A Dynamic Random Access Memory (DRAM) performs read, write, and refresh operations. The DRAM includes a plurality of sub-arrays, each having a plurality of memory cells, each of which is coupled with a complementary bit line pair and a word line. The DRAM further includes a word line enable device for asserting a selected one of the word lines and a column select device for asserting a selected one of the bit line pairs. A timing circuit is provided for controlling the word line enable device, the column select device, and the read, write, and refresh operations in response to a word line timing pulse. The read, write, and refresh operation are performed in the same amount of time.Type: GrantFiled: September 20, 2011Date of Patent: August 6, 2013Assignee: MOSAID Technologies IncorporatedInventor: Paul Demone
-
Publication number: 20120314457Abstract: A resonant mode converter includes a PFC power converter having an input coupled to receive an input voltage. An LLC power converter is cascaded with the PFC power converter. The LLC power converter includes a transformer coupled to generate an output of the resonant mode converter. A feedback circuit is coupled to generate a first current representative of the output of the resonant mode converter. A control unit includes a current limiting circuit coupled to receive the first current and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. The control unit further includes an oscillator coupled to generate a control signal having a control frequency in response to the first current. The resonant mode converter output is controlled in response to the control frequency.Type: ApplicationFiled: August 22, 2012Publication date: December 13, 2012Applicant: POWER INTEGRATIONS, INC.Inventors: Anthony Reinberger, Paul Demone
-
Publication number: 20120274298Abstract: A power supply arrangement includes a PFC converter, an LLC converter, a control unit and an offset unit. The control unit generates a control signal to control a duty cycle of a PWM (Pulse Width Modulation) signal to control the PFC converter. The control unit includes a PWM converter that generates the PWM signal to which a switching circuit is responsive to switch a current representing an input current of the PFC converter. An amplifier receives a current sense signal and provides the current representing the input current of the PFC converter. An offset unit generates a variable offset signal to offset the control signal or a signal used by the control unit to generate the control signal. The variable offset signal is an offset current coupled to offset the current sense signal received at the input of the amplifier.Type: ApplicationFiled: July 11, 2012Publication date: November 1, 2012Applicant: POWER INTEGRATIONS, INC.Inventors: Roger Colbeck, Paul DeMone, Anthony Peter Ernest Reinberger
-
Patent number: 8274799Abstract: A resonant mode power converter is controlled with a control unit including a current limiting circuit coupled to receive a first current representative of a power converter output and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. An oscillator is coupled to receive the first current to generate a control signal having a control frequency in response to the first current. The power converter output is controlled in response to the control frequency of the control signal.Type: GrantFiled: August 4, 2011Date of Patent: September 25, 2012Assignee: Power Integrations, Inc.Inventors: Anthony Reinberger, Paul Demone
-
Patent number: 8248051Abstract: An apparatus includes a control unit to generate a control signal to control a duty cycle of a PWM switching signal that controls a switch in a PFC converter. The control unit includes a PWM converter to produce a PWM signal responsive to an output voltage of the PFC converter. A switching circuit switches a current representing an input current of the PFC converter in response to the PWM signal. A circuit generates the control signal in response to the switched current. The control unit includes an amplifier that receives a current sense signal and provides the current representing the input current of the PFC converter. An offset unit generates a variable offset signal to generate the control signal. The offset unit provides the offset signal as an offset current for offsetting a current at an input of the amplifier.Type: GrantFiled: December 21, 2011Date of Patent: August 21, 2012Assignee: Power Integrations, Inc.Inventors: Roger Colbeck, Paul DeMone, Anthony Peter Ernest Reinberger
-
Publication number: 20120091982Abstract: An apparatus includes a control unit to generate a control signal to control a duty cycle of a PWM switching signal that controls a switch in a PFC converter. The control unit includes a PWM converter to produce a PWM signal responsive to an output voltage of the PFC converter. A switching circuit switches a current representing an input current of the PFC converter in response to the PWM signal. A circuit generates the control signal in response to the switched current. The control unit includes an amplifier that receives a current sense signal and provides the current representing the input current of the PFC converter. An offset unit generates a variable offset signal to generate the control signal. The offset unit provides the offset signal as an offset current for offsetting a current at an input of the amplifier.Type: ApplicationFiled: December 21, 2011Publication date: April 19, 2012Applicant: POWER INTEGRATIONS, INC.Inventors: Roger Colbeck, Paul DeMone, Anthony Peter Ernest Reinberger
-
Publication number: 20120057372Abstract: A resonant mode power converter is controlled with a control unit including a current limiting circuit coupled to receive a first current representative of a power converter output and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. An oscillator is coupled to receive the first current to generate a control signal having a control frequency in response to the first current. The power converter output is controlled in response to the control frequency of the control signal.Type: ApplicationFiled: August 4, 2011Publication date: March 8, 2012Applicant: POWER INTEGRATIONS, INC.Inventors: Anthony Reinberger, Paul Demone
-
Patent number: 8102164Abstract: Power factor correction converter control offset apparatus and methods are disclosed. In one aspect, an apparatus includes a control unit to generate a control signal to control a duty cycle of a PWM (Pulse Width Modulation) switching signal that controls a switch in a PFC (Power Factor Correction) converter. An offset unit is also included and is coupled to the control unit, to generate a variable offset signal to offset the control signal or a signal used by the control unit to generate the control signal.Type: GrantFiled: June 19, 2008Date of Patent: January 24, 2012Assignee: Power Integrations, Inc.Inventors: Roger Colbeck, Paul DeMone, Anthony Peter Ernest Reinberger
-
Publication number: 20120008426Abstract: A Dynamic Random Access Memory (DRAM) performs read, write, and refresh operations. The DRAM includes a plurality of sub-arrays, each having a plurality of memory cells, each of which is coupled with a complementary bit line pair and a word line. The DRAM further includes a word line enable device for asserting a selected one of the word lines and a column select device for asserting a selected one of the bit line pairs. A timing circuit is provided for controlling the word line enable device, the column select device, and the read, write, and refresh operations in response to a word line timing pulse. The read, write, and refresh operation are performed in the same amount of time.Type: ApplicationFiled: September 20, 2011Publication date: January 12, 2012Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Paul DEMONE
-
Patent number: 8045413Abstract: A Dynamic Random Access Memory (DRAM) performs read, write, and refresh operations. The DRAM includes a plurality of sub-arrays, each having a plurality of memory cells, each of which is coupled with a complementary bit line pair and a word line. The DRAM further includes a word line enable device for asserting a selected one of the word lines and a column select device for asserting a selected one of the bit line pairs. A timing circuit is provided for controlling the word line enable device, the column select device, and the read, write, and refresh operations in response to a word line timing pulse. The read, write, and refresh operation are performed in the same amount of time.Type: GrantFiled: May 21, 2010Date of Patent: October 25, 2011Assignee: Mosaid Technologies IncorporatedInventor: Paul Demone
-
Patent number: 8014172Abstract: A resonant mode power converter is controlled with a control unit including a feedback circuit coupled to generate a first current representative of an output of the power converter. A current limiting circuit is coupled to receive the first current and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. An oscillator is coupled to receive the first current to generate a control signal having a control frequency in response to the first current. An output voltage of the power converter is controlled in response to the control frequency of the control signal.Type: GrantFiled: November 3, 2010Date of Patent: September 6, 2011Assignee: Power Integrations, Inc.Inventors: Anthony Reinberger, Paul Demone
-
Patent number: 7957211Abstract: A circuit for synchronizing row and column access operations in a semiconductor memory having an array of bit line pairs, word lines, memory cells, sense amplifiers, and a sense amplifier power supply circuit for powering the sense amplifiers, the circuit comprising, a first delay circuit for delaying a word line timing pulse by a first predetermined period, a first logic circuit for logically combining the word line timing pulse and the delayed word line timing pulse to produce a sense amplifier enable signal, for enabling a sense amplifier power supply circuit, a second delay circuit for delaying the word line timing pulse by a second predetermined period, and a second logic circuit for logically combining the word line timing pulse and the second delayed word line timing pulse to produce a column select enable signal, for enabling selected ones of a plurality of column access devices wherein the second predetermined time period is selected so that ones of a plurality of column access devices are activatedType: GrantFiled: September 9, 2010Date of Patent: June 7, 2011Assignee: Mosaid Technologies IncorporationInventor: Paul Demone
-
Publication number: 20110044074Abstract: A resonant mode power converter is controlled with a control unit including a feedback circuit coupled to generate a first current representative of an output of the power converter. A current limiting circuit is coupled to receive the first current and a second current generated in response to a reference voltage. The current limiting circuit is coupled to limit the first current in response to the second current. An oscillator is coupled to receive the first current to generate a control signal having a control frequency in response to the first current. An output voltage of the power converter is controlled in response to the control frequency of the control signal.Type: ApplicationFiled: November 3, 2010Publication date: February 24, 2011Applicant: POWER INTEGRATIONS, INC.Inventors: Anthony Reinberger, Paul Demone
-
Publication number: 20100329051Abstract: A circuit for synchronizing row and column access operations in a semiconductor memory having an array of bit line pairs, word lines, memory cells, sense amplifiers, and a sense amplifier power supply circuit for powering the sense amplifiers, the circuit comprising, a first delay circuit for delaying a word line timing pulse by a first predetermined period, a first logic circuit for logically combining the word line timing pulse and the delayed word line timing pulse to produce a sense amplifier enable signal, for enabling a sense amplifier power supply circuit, a second delay circuit for delaying the word line timing pulse by a second predetermined period, and a second logic circuit for logically combining the word line timing pulse and the second delayed word line timing pulse to produce a column select enable signal, for enabling selected ones of a plurality of column access devices wherein the second predetermined time period is selected so that ones of a plurality of column access devices are activatedType: ApplicationFiled: September 9, 2010Publication date: December 30, 2010Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Paul DEMONE
-
Patent number: 7848117Abstract: The switching frequency of an LLC converter is controlled by a control unit to which a feedback circuit provides a first current dependent upon the output voltage of the converter. An oscillator circuit produces a sawtooth waveform at a frequency dependent upon the first current, up to a limit equal to a second current set by a resistor. Two complementary switch control signals are produced for controlling two switches of the converter for conduction in alternate cycles of the sawtooth waveform. A timer produces dead times between the two complementary switch control signals in dependence upon the second current. Another resistor provides a current constituting a minimum value of the first current, and a charging current of a capacitor in series with a resistor modifies the first current for soft starting of the converter.Type: GrantFiled: January 18, 2008Date of Patent: December 7, 2010Assignee: Power Integrations, Inc.Inventors: Anthony Reinberger, Paul Demone
-
Patent number: 7817484Abstract: A circuit for synchronizing row and column access operations in a semiconductor memory having an array of bit line pairs, word lines, memory cells, sense amplifiers, and a sense amplifier power supply circuit for powering the sense amplifiers, the circuit comprising, a first delay circuit for delaying a word line timing pulse by a first predetermined period, a first logic circuit for logically combining the word line timing pulse and the delayed word line timing pulse to produce a sense amplifier enable signal, for enabling a sense amplifier power supply circuit, a second delay circuit for delaying the word line timing pulse by a second predetermined period, and a second logic circuit for logically combining the word line timing pulse and the second delayed word line timing pulse to produce a column select enable signal, for enabling selected ones of a plurality of column access devices wherein the second predetermined time period is selected so that ones of a plurality of column access devices are activatedType: GrantFiled: November 23, 2009Date of Patent: October 19, 2010Assignee: Mosaid Technologies IncorporatedInventor: Paul Demone
-
Publication number: 20100232237Abstract: A Dynamic Random Access Memory (DRAM) performs read, write, and refresh operations. The DRAM includes a plurality of sub-arrays, each having a plurality of memory cells, each of which is coupled with a complementary bit line pair and a word line. The DRAM further includes a word line enable device for asserting a selected one of the word lines and a column select device for asserting a selected one of the bit line pairs. A timing circuit is provided for controlling the word line enable device, the column select device, and the read, write, and refresh operations in response to a word line timing pulse. The read, write, and refresh operation are performed in the same amount of time.Type: ApplicationFiled: May 21, 2010Publication date: September 16, 2010Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Paul DEMONE