Abstract: A logic circuit that is responsive to applied ECL input logic signals for providing complementary CMOS logic output signals at first and second outputs includes a translation and latch circuit as well as feedback circuitry. The logic circuit includes an input buffer circuit that provides ECL differential logic signals to the translation and latch circuit, the latter of which receives a CMOS clocking pulse. The translation and latch circuit is responsive both to the clocking pulse and the differential ECL logic output signals for producing complementary CMOS control signals at first and second outputs which are latched during the duration of the clocking pulse. A feedback circuit comprising a pair of CMOS inverters each coupled respectively to the first and second outputs of the translation and latch circuit provide feedback control signals which are applied respectively to a pair of CMOS output buffer stages in conjunction with the CMOS control signals to produce the CMOS logic output signals.