Patents by Inventor Paul Mateman
Paul Mateman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11860265Abstract: A method for extracting spatial resolution and/or velocity resolution of a single-input single-output radar acquiring raw radar data with a frequency scanning antenna is provided. The method includes steering a radar beam with the aid of the frequency scanning antenna with respect to an area to be illuminated by the radar, and dividing the area into at least two angular sectors. In this context, the at least two angular sectors are configured in a manner that the at least two angular sectors overlap with respect to each other.Type: GrantFiled: July 28, 2021Date of Patent: January 2, 2024Assignee: Stichting IMEC NederlandInventors: Rainer Oliver Hornung, Peng Zhang, Marco Mercuri, Paul Mateman, Lichen Yao
-
Patent number: 11342923Abstract: A circuit for facilitating random edge injection locking of an oscillator comprises a clock signal and a digitally controlled delay line, where the digitally controlled delay line is configured to delay the clock signal, thereby generating a delayed clock signal. The circuit further comprises an edge selector configured to generate a phase select signal with a random pulse sequence. Moreover, the circuit comprises a pulse generator downstream to the digitally controlled delay line configured to generate injection pulses from the delayed clock signal for at least two phases of the oscillator based on the phase select signal.Type: GrantFiled: August 13, 2021Date of Patent: May 24, 2022Assignee: Stichting IMEC NederlandInventors: Johan van den Heuvel, Paul Mateman, Yuming He
-
Publication number: 20220140831Abstract: A circuit for facilitating random edge injection locking of an oscillator comprises a clock signal and a digitally controlled delay line, where the digitally controlled delay line is configured to delay the clock signal, thereby generating a delayed clock signal. The circuit further comprises an edge selector configured to generate a phase select signal with a random pulse sequence. Moreover, the circuit comprises a pulse generator downstream to the digitally controlled delay line configured to generate injection pulses from the delayed clock signal for at least two phases of the oscillator based on the phase select signal.Type: ApplicationFiled: August 13, 2021Publication date: May 5, 2022Inventors: Johan van den Heuvel, Paul Mateman, Yuming He
-
Publication number: 20220050193Abstract: A method for extracting spatial resolution and/or velocity resolution of a single-input single-output radar acquiring raw radar data with a frequency scanning antenna is provided. The method includes steering a radar beam with the aid of the frequency scanning antenna with respect to an area to be illuminated by the radar, and dividing the area into at least two angular sectors. In this context, the at least two angular sectors are configured in a manner that the at least two angular sectors overlap with respect to each other.Type: ApplicationFiled: July 28, 2021Publication date: February 17, 2022Inventors: Rainer Oliver Hornung, Peng Zhang, Marco Mercuri, Paul Mateman, Lichen Yao
-
Patent number: 11088664Abstract: A signal generator is configured to generate a signal with an amplitude sweep, the signal generator having circuitry comprising: a set of control components, each control component of the set being arranged to be switchably activated in parallel in the circuitry such that an amplitude of the signal has an intrinsic dependence on the number of the control components activated; a shift register controllable by a clock line and comprising a number of bits, each bit of the number of bits controlling activation of a respective control component of the set of control components such that the control components are arranged to be activated or de-activated in a pre-determined order by shifting activation or de-activation bits into the shift register, wherein the shifting is paced by the clock line; and a clock signal generator configured to output a clock signal with a time modulation on the clock line.Type: GrantFiled: December 13, 2019Date of Patent: August 10, 2021Assignee: IMEC vzwInventors: Wilfried Zomagboguelou, Paul Mateman, Yao-Hong Liu
-
Patent number: 10938393Abstract: An oscillator is configured to generate a signal with a frequency sweep, the oscillator having circuitry comprising a set of capacitors, each capacitor of the set of capacitors being switchably connectable in parallel in the circuitry so that the frequency of the signal has an intrinsic dependence on the number of the capacitors connected, a shift register controllable by a clock line and comprising a number of bits, each bit of the number of bits controlling connection of a respective capacitor of the set of capacitors so that the capacitors are connectable or disconnectable in a pre-determined order by shifting, respectively, activation or de-activation bits into the shift register, wherein the shifting is paced by the clock line; and a clock signal generator configured to output a clock signal with a time modulation on the clock line.Type: GrantFiled: December 10, 2019Date of Patent: March 2, 2021Assignee: Stichting IMEC NederlandInventors: Wilfried Zomagboguelou, Paul Mateman, Yao-Hong Liu
-
Patent number: 10862489Abstract: A signal generator comprises (i) a first set of capacitors at least partially switchably connectable for adjusting a frequency of an oscillator as part of a phase-locked loop and (ii) a second set of capacitors comprised in one or more oscillator control subsystems. A method of controlling the signal generator comprises: (i) acquiring a frequency lock in the phase-locked loop, (ii) calculating, in conjunction with the acquiring of the frequency lock, a systematic capacitance error of the first set of capacitors due to process, voltage, and temperature variations based on the frequency of the oscillator and a switching state of the first set of capacitors, and (iii) calibrating the one or more oscillator control subsystems using the systematic capacitance error, thereby compensating for process, voltage, and temperature variations common between the first set of capacitors and the second set of capacitors.Type: GrantFiled: October 31, 2019Date of Patent: December 8, 2020Assignee: Stichting IMEC NederlandInventors: Johan van den Heuvel, Paul Mateman
-
Patent number: 10819278Abstract: A differential Colpitts oscillator circuit is described which has center-tapped inductors which are cross-coupled with gates of second transistors of first and second transistor pairs which can reduce the minimum power supply voltage and the bias voltage for the circuit. In addition, a capacitive ladder can be implemented which also has the potential benefit of increased tuning range.Type: GrantFiled: July 31, 2019Date of Patent: October 27, 2020Assignee: STICHTING IMEC NEDERLANDInventors: Paul Mateman, Cui Zhou
-
Patent number: 10819277Abstract: A differential Colpitts oscillator circuit is described which provides a larger tuning range, has better phase noise and uses less power than conventional differential Colpitts oscillator circuits. The circuit is characterized by a capacitive ladder in which only variable capacitor is used for tuning the circuit. In some embodiments, a variable capacitor can be used for fine tuning.Type: GrantFiled: July 31, 2019Date of Patent: October 27, 2020Assignee: STITCHING IMEC NEDERLANDInventors: Cui Zhou, Paul Mateman
-
Publication number: 20200195253Abstract: An oscillator is configured to generate a signal with a frequency sweep, the oscillator having circuitry comprising a set of capacitors, each capacitor of the set of capacitors being switchably connectable in parallel in the circuitry so that the frequency of the signal has an intrinsic dependence on the number of the capacitors connected, a shift register controllable by a clock line and comprising a number of bits, each bit of the number of bits controlling connection of a respective capacitor of the set of capacitors so that the capacitors are connectable or disconnectable in a pre-determined order by shifting, respectively, activation or de-activation bits into the shift register, wherein the shifting is paced by the clock line; and a clock signal generator configured to output a clock signal with a time modulation on the clock line.Type: ApplicationFiled: December 10, 2019Publication date: June 18, 2020Inventors: Wilfried Zomagboguelou, Paul Mateman, Yao-Hong Liu
-
Publication number: 20200195211Abstract: A signal generator is configured to generate a signal with an amplitude sweep, the signal generator having circuitry comprising: a set of control components, each control component of the set being arranged to be switchably activated in parallel in the circuitry such that an amplitude of the signal has an intrinsic dependence on the number of the control components activated; a shift register controllable by a clock line and comprising a number of bits, each bit of the number of bits controlling activation of a respective control component of the set of control components such that the control components are arranged to be activated or de-activated in a pre-determined order by shifting activation or de-activation bits into the shift register, wherein the shifting is paced by the clock line; and a clock signal generator configured to output a clock signal with a time modulation on the clock line.Type: ApplicationFiled: December 13, 2019Publication date: June 18, 2020Inventors: Wilfried Zomagboguelou, Paul Mateman, Yao-Hong Liu
-
Publication number: 20200136628Abstract: A signal generator comprises (i) a first set of capacitors at least partially switchably connectable for adjusting a frequency of an oscillator as part of a phase-locked loop and (ii) a second set of capacitors comprised in one or more oscillator control subsystems. A method of controlling the signal generator comprises: (i) acquiring a frequency lock in the phase-locked loop, (ii) calculating, in conjunction with the acquiring of the frequency lock, a systematic capacitance error of the first set of capacitors due to process, voltage, and temperature variations based on the frequency of the oscillator and a switching state of the first set of capacitors, and (iii) calibrating the one or more oscillator control subsystems using the systematic capacitance error, thereby compensating for process, voltage, and temperature variations common between the first set of capacitors and the second set of capacitors.Type: ApplicationFiled: October 31, 2019Publication date: April 30, 2020Inventors: Johan van den Heuvel, Paul Mateman
-
Publication number: 20200044606Abstract: A differential Colpitts oscillator circuit is described which has center-tapped inductors which are cross-coupled with gates of second transistors of first and second transistor pairs which can reduce the minimum power supply voltage and the bias voltage for the circuit. In addition, a capacitive ladder can be implemented which also has the potential benefit of increased tuning range.Type: ApplicationFiled: July 31, 2019Publication date: February 6, 2020Inventors: Paul Mateman, Cui Zhou
-
Publication number: 20200044603Abstract: A differential Colpitts oscillator circuit is described which provides a larger tuning range, has better phase noise and uses less power than conventional differential Colpitts oscillator circuits. The circuit is characterized by a capacitive ladder in which only variable capacitor is used for tuning the circuit. In some embodiments, a variable capacitor can be used for fine tuning.Type: ApplicationFiled: July 31, 2019Publication date: February 6, 2020Inventors: Cui Zhou, Paul Mateman
-
Patent number: 10340928Abstract: Systems and methods for providing improved linearity and reduced noise in a digital phase-locked loop in which a differential time-to-digital converter is implemented. Digital-to-time converters are used for adjusting a reference clock signal based on a fractional change signal and for adjusting a feedback signal based on another fractional change signal. Each fractional change signal is centered about a midpoint, M, and offset from the midpoint by a fraction, x, such that the fractional change signals can be described as (M+x) and (M?x), respectively. By implementing a differential time-to-digital converter, the sum of delays in each input path is kept constant so that integral non-linearity is improved. Supply sensitivity is also reduced, as the same supply is applied to both differential input paths. Since the differential delay can be both positive and negative, the delay range of a differential digital-to-time converter is half that of a single input digital-to-time converter.Type: GrantFiled: May 21, 2018Date of Patent: July 2, 2019Assignee: Stichting IMEC NederlandInventor: Paul Mateman
-
Publication number: 20180337683Abstract: Systems and methods for providing improved linearity and reduced noise in a digital phase-locked loop in which a differential time-to-digital converter is implemented. Digital-to-time converters are used for adjusting a reference clock signal based on a fractional change signal and for adjusting a feedback signal based on another fractional change signal. Each fractional change signal is centered about a midpoint, M, and offset from the midpoint by a fraction, x, such that the fractional change signals can be described as (M+x) and (M?x), respectively. By implementing a differential time-to-digital converter, the sum of delays in each input path is kept constant so that integral non-linearity is improved. Supply sensitivity is also reduced, as the same supply is applied to both differential input paths. Since the differential delay can be both positive and negative, the delay range of a differential digital-to-time converter is half that of a single input digital-to-time converter.Type: ApplicationFiled: May 21, 2018Publication date: November 22, 2018Applicant: Stichting IMEC NederlandInventor: Paul Mateman
-
Patent number: 8797069Abstract: High-speed RF differential, Quadrature, divide-by-2 clock divider designs are based on inverters and clocking circuits connected in a serial ring formation. In one embodiment, only NMOS transistors are used in the inverters, and only PMOS transistors are used in the clocking circuits. This structure uses only 12 transistors. The input can be coupled directly to a VCO output, and provides minimum loading, as each VCO output is connected to only two transistors. Another embodiment comprises clocked inverter stages connected in a serial ring configuration with inverters between stages. The RF clock (or VCO signal) is used at the outer side of the inverters for speed improvement. In both circuits, positive and negative clock inputs are connected alternately at each stage of the ring.Type: GrantFiled: June 5, 2013Date of Patent: August 5, 2014Assignee: STMicroelectronics International N.V.Inventors: Leonardus Hesen, Paul Mateman, Johannes Petrus Antonius Frambach
-
Patent number: 8581636Abstract: Sample-and-hold circuits typically operate at maximum speed when the sampling phase is much shorter than the holding phase. Thus, a device driving the sampling capacitor is disconnected most of the time. Methods and apparatus use the holding phase to store the full charge required by the sampling capacitor to track the amplifier output in at least two “boost” capacitors configured such that when the sampling capacitor is switched to the driver, the boost capacitors are also switched to the driver. Thus, the sampling capacitor is almost instantly charged to the required voltage, and the driver needs to supply only any remaining “error” charge, avoiding delays due to driver output slewing.Type: GrantFiled: December 24, 2011Date of Patent: November 12, 2013Assignee: ST-Ericsson SAInventor: Paul Mateman
-
Publication number: 20130293272Abstract: High-speed RF differential, Quadrature, divide-by-2 clock divider designs are based on inverters and clocking circuits connected in a serial ring formation. In one embodiment, only NMOS transistors are used in the inverters, and only PMOS transistors are used in the clocking circuits. This structure uses only 12 transistors. The input can be coupled directly to a VCO output, and provides minimum loading, as each VCO output is connected to only two transistors. Another embodiment comprises clocked inverter stages connected in a serial ring configuration with inverters between stages. The RF clock (or VCO signal) is used at the outer side of the inverters for speed improvement. In both circuits, positive and negative clock inputs are connected alternately at each stage of the ring.Type: ApplicationFiled: June 5, 2013Publication date: November 7, 2013Inventors: Leonardus Hesen, Paul Mateman, Johannes Petrus Antonius Frambach
-
Patent number: 8548111Abstract: A sampler circuit comprises a plurality of series-connected sampler cells and a detector circuit. Each successive stage comprises twice the number of sampler cells, in parallel, as the previous stage, and is clocked at half the sampling frequency of the previous stage. Each sampler cell comprises two parallel branches of series-connected clocked inverters. A clocked inverter is operative to invert an applied signal during one phase of an applied sampling clock, and to render a high impedance output during the other sampling clock phase. Successive clocked inverters are clocked with opposite (i.e., positive/negative) versions of the sampling clock. The detector circuit examines the outputs of the last stage of sampler cells, and may for example comprise an OR function to detect a state transition in an applied input signal. The sampler circuit exhibits immunity to metastability and low power consumption.Type: GrantFiled: August 4, 2011Date of Patent: October 1, 2013Assignee: ST-Ericsson-SAInventors: Paul Mateman, Johannes Petrus Antonius Frambach