Patents by Inventor Paul Murtagh
Paul Murtagh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10732700Abstract: There is disclosed a self-timed clocked synchronous processor having at least one combinatorial logic (CL) block for processing data. The CL block has a critical path with a propagation delay that is a minimum allowable clock period to perform data processing of the CL block at an operating voltage of the processor without a timing error due to a register of the processor receiving the critical path output before it is completed. The processor has a critical path oscillator to simulate the critical path propagation delay and create an oscillator clock signal with a period greater than the minimum allowable clock period. The oscillator clock signal is used to clock the register, avoiding the timing error. A power manager outputs an operating voltage to the processor that causes the oscillator clock to be faster than an external time reference period for completing the current task of the processor.Type: GrantFiled: December 27, 2018Date of Patent: August 4, 2020Assignee: Eta Compute, Inc.Inventors: Paul Murtagh, Gopal Raghavan
-
Publication number: 20190196564Abstract: There is disclosed a self-timed clocked synchronous processor having at least one combinatorial logic (CL) block for processing data. The CL block has a critical path with a propagation delay that is a minimum allowable clock period to perform data processing of the CL block at an operating voltage of the processor without a timing error due to a register of the processor receiving the critical path output before it is completed. The processor has a critical path oscillator to simulate the critical path propagation delay and create an oscillator clock signal with a period greater than the minimum allowable clock period. The oscillator clock signal is used to clock the register, avoiding the timing error. A power manager outputs an operating voltage to the processor that causes the oscillator clock to be faster than an external time reference period for completing the current task of the processor.Type: ApplicationFiled: December 27, 2018Publication date: June 27, 2019Inventors: Paul Murtagh, Gopal Raghavan
-
Patent number: 10326452Abstract: There is disclosed a self-timed processor. The self-timed processor includes trigger logic having a trigger input to receive an event trigger signal, a data input set to data value 1, a trigger output to send a trigger output signal when the event trigger signal is received, and a reset input to reset the trigger output signal. The processor also has a delay insensitive asynchronous logic (DIAL) block with multi-rail DIAL inputs to receive a multi-rail DIAL input having a) the trigger output signal, and b) data value 0; and data phase completion logic to output a completion signal indicating an end of a data propagate phase of the DIAL block to reset the trigger output signal when multi-rail data DIAL data process values of the DIAL block reach a DIAL valid state.Type: GrantFiled: September 14, 2018Date of Patent: June 18, 2019Assignee: Eta Compute, Inc.Inventors: David Baker, Paul Murtagh
-
Publication number: 20190097634Abstract: There is disclosed a self-timed processor. The self-timed processor includes trigger logic having a trigger input to receive an event trigger signal, a data input set to data value 1, a trigger output to send a trigger output signal when the event trigger signal is received, and a reset input to reset the trigger output signal. The processor also has a delay insensitive asynchronous logic (DIAL) block with multi-rail DIAL inputs to receive a multi-rail DIAL input having a) the trigger output signal, and b) data value 0; and data phase completion logic to output a completion signal indicating an end of a data propagate phase of the DIAL block to reset the trigger output signal when multi-rail data DIAL data process values of the DIAL block reach a DIAL valid state.Type: ApplicationFiled: September 14, 2018Publication date: March 28, 2019Inventors: David Baker, Paul Murtagh
-
Patent number: 10128747Abstract: Voltage source circuits, asynchronous processing systems and methods are disclosed. A voltage source circuit includes a capacitor storing an operating voltage for an asynchronous processor. A frequency comparator compares a frequency reference and a feedback signal indicative of an operating frequency of the asynchronous processor to determine whether or not the operating frequency is less than a target frequency. When operating frequency is less than the target frequency, a charge pump adds charge to the capacitor.Type: GrantFiled: February 1, 2018Date of Patent: November 13, 2018Assignee: Eta Compute, Inc.Inventor: Paul Murtagh
-
Publication number: 20180254698Abstract: Voltage source circuits, asynchronous processing systems and methods are disclosed. A voltage source circuit includes a capacitor storing an operating voltage for an asynchronous processor. A frequency comparator compares a frequency reference and a feedback signal indicative of an operating frequency of the asynchronous processor to determine whether or not the operating frequency is less than a target frequency. When operating frequency is less than the target frequency, a charge pump adds charge to the capacitor.Type: ApplicationFiled: February 1, 2018Publication date: September 6, 2018Inventor: Paul Murtagh
-
Patent number: 8897091Abstract: A clock driver integrated circuit device and method is provided. The device can include a VTT regulator provided on a single integrated circuit (IC) chip. A first termination at an internal VDD/2 can be coupled to the VTT regulator. A VTT bus can be coupled to the first termination. A plurality of command control inputs can be coupled to the VTT bus. The plurality of command inputs can include A, BA, RAS, CAS, WE, CS, CKE, ODT, PARIN, and the like. A VDD termination can be coupled to a first end of the VTT bus and a ground can be coupled to a second end of the VTT bus. The method can include regulating or removing signal noise from a host controller via the clock driver IC device.Type: GrantFiled: April 22, 2013Date of Patent: November 25, 2014Assignee: Inphi CorporationInventors: Andrew Burstein, Carl Pobanz, Paul Murtagh, Zabih Toosky
-
Patent number: 7079446Abstract: Fully-buffered dual in-line memory modules (FB-DIMM) include advanced memory buffers (AMBs) having enhanced skew, slew rate and output impedance control. The AMB includes user accessible registers that can be programmed to carefully control the edge placement (or phase) of signals generated from the AMB to multiple DRAMs on the module. This control of edge placement, which may be performed independently for each group of signals: clock (CLK, CLK#), command (RAS, CAS, WE), address (including bank address), data (DQ) and data strobe (DQS), provides 360 degrees of control (or one period). This means that any group of signals can be moved independently by one complete period relatively to any other group.Type: GrantFiled: August 12, 2004Date of Patent: July 18, 2006Assignee: Integrated Device Technology, Inc.Inventors: Paul Murtagh, Roland T. Knaack
-
Patent number: 7046093Abstract: A phase locked loop (PLL) circuit includes a controlled oscillator circuit that is operative to generate an output clock signal responsive to an oscillator control signal according to a plurality of selectable transfer functions, and an oscillator control signal generator circuit that is operative to generate the oscillator control signal responsive to the output clock signal and a reference clock signal. The PLL circuit further includes a transfer function control circuit operative to transition operation of the controlled oscillator from a first one of the transfer functions to a second one of the transfer functions responsive to the oscillator control signal.Type: GrantFiled: August 27, 2003Date of Patent: May 16, 2006Assignee: Intergrated Device Technology, Inc.Inventors: Declan McDonagh, Paul Murtagh
-
Patent number: 6867627Abstract: Delay-locked loops have high bandwidth locking characteristics that are less susceptible process, voltage and temperature (PVT) variations. These DLLs are configured to support transition from a partial feedback loop lock condition to a full feedback loop lock condition during a start-up time interval, in order to insure that a multi-cycle lock condition is established at the time the DLL's clock signal output becomes available. The DLL may include a variable delay line that is responsive to a reference clock signal, an auxiliary phase detector that is electrically coupled to the variable delay line, and a main phase detector that is responsive to the reference clock signal and a feedback clock signal (DLLCLK). The auxiliary phase detector may be an edge-triggered SR-type phase detector and the main phase detector may be a three-state phase frequency detector.Type: GrantFiled: September 16, 2003Date of Patent: March 15, 2005Assignee: Integrated Device Technology, Inc.Inventor: Paul Murtagh