Patents by Inventor Paul Stanley Hughes
Paul Stanley Hughes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11127110Abstract: A display controller 93 in a data processing system includes a timewarp module (transformation circuitry) 100 that is operable to perform timewarp processing of a rendered frame 92 generated by a graphics processor (GPU) 91 for provision to a display panel 94. The timewarp module (transformation circuitry) 100 operates to transform an input surface 92 read by the display controller 93 based on received view orientation data to provide an appropriately “timewarped” transformed version of the input surface as an output transformed surface for display on the display 94.Type: GrantFiled: March 1, 2017Date of Patent: September 21, 2021Assignees: Arm Limited, Apical LimitedInventors: Ian Rudolf Bratt, Alexander Eugene Chalfin, Eric Kunze, Paul Stanley Hughes, Alex Kornienko, Damian Piotr Modrzyk, Metin Gokhan Ünal, Jonathan Adam Lawton
-
Patent number: 11106513Abstract: A data processing system and method of data processing are provided. The system comprises first and second data processing agents and data storage shared coherently between the both data processing agents to store a message data structure to provide a message channel between them. A further data storage is accessible to both data processing agents to store message channel metadata, which provides message status information for the message channel. The message channel metadata is one of a plurality of message channel metadata types defined for a corresponding plurality of message channel types between the first and second data processing agents, and at least one of the first and second data processing agents is responsive to an initialization trigger to establish the message channel with a selected message channel type.Type: GrantFiled: September 4, 2018Date of Patent: August 31, 2021Assignee: Arm LimitedInventors: Robert Gwilym Dimond, Eric Biscondi, Mario Torrecillas Rodriguez, Paul Stanley Hughes
-
Patent number: 10877891Abstract: A data processing system and a method of data processing are provided. The system comprises a first data processing agent, a second data processing agent, and a third data processing agent. Each of the second and third data processing agents have access to one or more caches. A messaging mechanism conveys a message from the first data processing agent to one of the second and third data processing agents specified as a message destination agent in the message. A stashing manager monitors the messaging mechanism and selectively causes data associated with the message to be cached for access by the message destination agent in a cache of the one or more caches in dependence on at least one parameter associated with the message and at least one stashing control parameter defined for a link from the first data processing agent to the message destination agent.Type: GrantFiled: October 2, 2018Date of Patent: December 29, 2020Assignee: ARM LIMITEDInventors: Robert Gwilym Dimond, Eric Biscondi, Paul Stanley Hughes, Mario Torrecillas Rodriguez
-
Patent number: 10540281Abstract: A cache to provide data caching in response to data access requests from at least one system device, and a method operating such a cache, are provided. Allocation control circuitry of the cache is responsive to a cache miss to allocate an entry of the multiple entries in the data caching storage circuitry in dependence on a cache allocation policy. Quality-of-service monitoring circuitry is responsive to a quality-of-service indication to modify the cache allocation policy with respect to allocation of the entry for the requested data item. The behaviour of the cache, in particular regarding allocation and eviction, can therefore be modified in order to seek to maintain a desired quality-of-service for the system in which the cache is found.Type: GrantFiled: January 17, 2017Date of Patent: January 21, 2020Assignee: Arm LimitedInventors: Paul Stanley Hughes, Michael Andrew Campbell
-
Publication number: 20190114262Abstract: A data processing system and a method of data processing are provided. The system comprises a first data processing agent, a second data processing agent, and a third data processing agent. Each of the second and third data processing agents have access to one or more caches. A messaging mechanism conveys a message from the first data processing agent to one of the second and third data processing agents specified as a message destination agent in the message. A stashing manager monitors the messaging mechanism and selectively causes data associated with the message to be cached for access by the message destination agent in a cache of the one or more caches in dependence on at least one parameter associated with the message and at least one stashing control parameter defined for a link from the first data processing agent to the message destination agent.Type: ApplicationFiled: October 2, 2018Publication date: April 18, 2019Inventors: Robert Gwilym DIMOND, Eric BISCONDI, Paul Stanley HUGHES, Mario Torrecillas RODRIGUEZ
-
Publication number: 20180253868Abstract: A display controller 93 in a data processing system includes a timewarp module (transformation circuitry) 100 that is operable to perform timewarp processing of a rendered frame 92 generated by a graphics processor (GPU) 91 for provision to a display panel 94. The timewarp module (transformation circuitry) 100 operates to transform an input surface 92 read by the display controller 93 based on received view orientation data to provide an appropriately “timewarped” transformed version of the input surface as an output transformed surface for display on the display 94.Type: ApplicationFiled: March 1, 2017Publication date: September 6, 2018Applicants: ARM Limited, APICAL LIMITEDInventors: Ian Rudolf Bratt, Alexander Eugene Chalfin, Eric Kunze, Paul Stanley Hughes, Alex Kornienko, Damian Piotr Modrzyk, Metin Gokhan Ünal, Jonathan Adam Lawton
-
Publication number: 20180203798Abstract: A cache to provide data caching in response to data access requests from at least one system device, and a method operating such a cache, are provided. Allocation control circuitry of the cache is responsive to a cache miss to allocate an entry of the multiple entries in the data caching storage circuitry in dependence on a cache allocation policy. Quality-of-service monitoring circuitry is responsive to a quality-of-service indication to modify the cache allocation policy with respect to allocation of the entry for the requested data item. The behaviour of the cache, in particular regarding allocation and eviction, can therefore be modified in order to seek to maintain a desired quality-of-service for the system in which the cache is found.Type: ApplicationFiled: January 17, 2017Publication date: July 19, 2018Applicant: ARM LimitedInventors: Paul Stanley HUGHES, Michael Andrew CAMPBELL
-
Patent number: 8977820Abstract: A data processing apparatus and method are provided for handling hard errors occurring in a cache of the data processing apparatus. Cache location avoid storage is provided having at least one record, with each record being used to store a cache line identifier identifying a specific cache line. On detection of an error condition, one of the records in the cache location avoid storage is allocated to store the cache line identifier for the specific cache line associated with the entry for which the error condition was detected. A clean and invalidate operation is performed in respect of the specific cache line, and the access request is then re-performed. Cache access circuitry is arranged to exclude any specific cache line identified in the cache location avoid storage from a lookup procedure.Type: GrantFiled: December 21, 2007Date of Patent: March 10, 2015Assignee: ARM LimitedInventors: Antony John Penton, Alex James Waugh, Andrew Christopher Rose, Paul Stanley Hughes
-
Patent number: 8892923Abstract: A counting circuit for a data processing apparatus has a normal mode in which a main counter increments the time count value in response to edges of a main clock signal, and a power saving mode in which the main clock signal is disabled and a further clock counter counts elapsed edges of a further clock signal having a lower frequency than the main clock signal. On switching to power saving mode, a reference time count value of the main counter is captured at a timing triggered by an edge of the further clock signal. On switching back to normal mode, an expected time count value from the main counter is calculated based on the captured reference value and the counted number of elapsed edges during the power saving mode, and the main counter is restarted at a timing triggered by another edge of the further clock signal.Type: GrantFiled: December 20, 2011Date of Patent: November 18, 2014Assignee: ARM LimitedInventors: Paul Stanley Hughes, Jason Parker
-
Patent number: 8839057Abstract: An integrated circuit includes memory units and at least one memory test module, each module includes one associated memory unit, a set of test registers therefor, and a test engine configured to perform a test operation on that associated memory unit. A transaction interface of the memory test module receives a transaction specifying a register access operation and providing a first address portion having encodings allowing individual memory units as well as groups of memory units to be identified, and a second address portion identifying one of the test registers within the set to be an accessed register. Decode circuitry, within each memory test module and responsive to the transaction, is configured to selectively perform the register access operation if it is determined that the memory test module includes a set of test registers associated with a memory unit.Type: GrantFiled: February 3, 2011Date of Patent: September 16, 2014Assignee: ARM LimitedInventor: Paul Stanley Hughes
-
Patent number: 8621336Abstract: A data processing apparatus is provided comprising processing circuitry for performing data processing operations, a set associative storage device for storing data values for access by the processing circuitry when performing data processing operations, error detection circuitry for performing, for each access to the storage device, an error detection operation on the data value accessed, and maintenance circuitry associated with the storage device for performing one or more maintenance operations.Type: GrantFiled: August 1, 2008Date of Patent: December 31, 2013Assignee: ARM LimitedInventors: Simon John Craske, Andrew Christopher Rose, Paul Stanley Hughes, Antony John Penton, Richard York, Simon Andrew Ford, Stuart David Biles, Alex James Waugh
-
Publication number: 20130159747Abstract: A counting circuit for a data processing apparatus has a normal mode in which a main counter increments the time count value in response to edges of a main clock signal, and a power saving mode in which the main clock signal is disabled and a further clock counter counts elapsed edges of a further clock signal having a lower frequency than the main clock signal. On switching to power saving mode, a reference time count value of the main counter is captured at a timing triggered by an edge of the further clock signal. On switching back to normal mode, an expected time count value from the main counter is calculated based on the captured reference value and the counted number of elapsed edges during the power saving mode, and the main counter is restarted at a timing triggered by another edge of the further clock signal.Type: ApplicationFiled: December 20, 2011Publication date: June 20, 2013Applicant: ARM LIMITEDInventors: Paul Stanley HUGHES, Jason PARKER
-
Patent number: 8433961Abstract: A data processing apparatus comprises a circuit block to be tested, and a plurality of scan chains, each scan chain providing a mechanism for providing input test data to, and receiving output test data from, at least a portion of the circuit block during a test mode of operation. Configurable decompression circuitry is provided for supporting a plurality of decompression schemes associated with more than one test generation tool, and configuration circuitry is responsive to a configuration stimulus to configure the configurable decompression circuitry to implement a selected decompression scheme. Thereafter, on receipt of compressed input test data, the configurable decompression circuitry applies the selected decompression scheme to the compressed input test data to produce the input test data to be provided to the plurality of scan chains.Type: GrantFiled: May 6, 2010Date of Patent: April 30, 2013Assignee: ARM LimitedInventor: Paul Stanley Hughes
-
Publication number: 20120204069Abstract: An integrated circuit comprises a plurality of memory units and at least one memory test module, each memory test module having at least one associated memory unit from the plurality of memory units. Each memory test module comprises a set of test registers for each associated memory unit, and a test engine configured, for each associated memory unit, to perform a test operation on that associated memory unit dependent on the status of the set of registers provided for that associated memory unit. A transaction interface of the memory test module receives a transaction specifying a register access operation, the transaction providing a first address portion having encodings allowing individual memory units to be identified and groups of memory units to be identified, and a second address portion identifying one of the test registers within the set to be an accessed register for the register access operation.Type: ApplicationFiled: February 3, 2011Publication date: August 9, 2012Applicant: ARM LIMITEDInventor: Paul Stanley Hughes
-
Patent number: 8190973Abstract: A data processing apparatus is provided in which a processing unit, by means of a read access request, accesses a storage device which stores data values and error data associated with those data values. When the processing unit accesses a data value in the storage device, error detection circuitry detects if an error is present in that data value and, if necessary, error correction circuitry corrects the read data value. An error cache having at least one entry stores corrected replacement data values, a corrected data value being allocated into an entry of the error cache for every corrected data value that is generated, and the read access request is re-performed. Replacement data values are read from the error cache in preference to data values stored in the storage device. This ensures that the retry mechanism will succeed irrespective of whether the error was a soft error or a hard error.Type: GrantFiled: December 21, 2007Date of Patent: May 29, 2012Assignee: ARM LimitedInventors: Antony John Penton, Andrew Christopher Rose, Paul Stanley Hughes
-
Publication number: 20110276848Abstract: A data processing apparatus comprises a circuit block to be tested, and a plurality of scan chains, each scan chain providing a mechanism for providing input test data to, and receiving output test data from, at least a portion of the circuit block during a test mode of operation. Configurable decompression circuitry is provided for supporting a plurality of decompression schemes associated with more than one test generation tool, and configuration circuitry is responsive to a configuration stimulus to configure the configurable decompression circuitry to implement a selected decompression scheme. Thereafter, on receipt of compressed input test data, the configurable decompression circuitry applies the selected decompression scheme to the compressed input test data to produce the input test data to be provided to the plurality of scan chains.Type: ApplicationFiled: May 6, 2010Publication date: November 10, 2011Applicant: ARM LIMITEDInventor: Paul Stanley Hughes
-
Patent number: 8045401Abstract: A memory is disclosed comprising: a storage array for storing data; and access circuitry for transmitting data to and from the storage array. The access circuitry forms a data path for inputting and outputting data to the storage array. The access circuitry comprises a latch configured to latch in response to a first phase of a first clock signal and a further latch configured to latch in response to a second phase of a second clock signal, the further latch comprises an output latch for outputting the data from the storage array, and the first and second clock signals are synchronized with each other.Type: GrantFiled: September 18, 2009Date of Patent: October 25, 2011Assignee: ARM LimitedInventors: Yew Keong Chong, Gus Yeung, Paul Darren Hoxey, Paul Stanley Hughes, Gary Robert Waggoner
-
Patent number: 8006144Abstract: This application discloses a data processing apparatus comprising: at least one memory; processing logic operable to perform data processing operations on data and operable to access said at least one memory; and memory testing logic operable to perform a transparent algorithm testing routine on said at least one memory, said data processing apparatus impeding said processing logic from accessing said at least one memory while said memory testing logic is performing said testing routine; wherein said processing logic and said memory testing logic are operable to detect a system event, said memory testing logic being operable when performing said testing routine to respond to detection of said system event by stopping said testing routine and restoring said at least one memory to an initial state, said initial state being a state it was in immediately prior to commencement of said testing routine, whereupon said data processing apparatus is operable to allow said processing logic to access said at least one meType: GrantFiled: June 7, 2007Date of Patent: August 23, 2011Assignee: ARM LimitedInventor: Paul Stanley Hughes
-
Publication number: 20110072323Abstract: A memory is disclosed comprising: a storage array for storing data; and access circuitry for transmitting data to and from the storage array. The access circuitry forms a data path for inputting and outputting data to the storage array. The access circuitry comprises a latch configured to latch in response to a first phase of a first clock signal and a further latch configured to latch in response to a second phase of a second clock signal, the further latch comprises an output latch for outputting the data from the storage array, and the first and second clock signals are synchronised with each other.Type: ApplicationFiled: September 18, 2009Publication date: March 24, 2011Applicant: ARM LimitedInventors: Yew Keong Chong, Gus Yeung, Paul Darren Hoxey, Paul Stanley Hughes, Gary Robert Waggoner
-
Publication number: 20090164727Abstract: A data processing apparatus and method are provided for handling hard errors occurring in a cache of the data processing apparatus. The cache storage comprising data storage having a plurality of cache lines for storing data values, and address storage having a plurality of entries, with each entry identifying for an associated cache line an address indication value, and each entry having associated error data. In response to an access request, a lookup procedure is performed to determine with reference to the address indication value held in at least one entry of the address storage whether a hit condition exists in one of the cache lines. Further, error detection circuitry determines with reference to the error data associated with the at least one entry of the address storage whether an error condition exists for that entry. Additionally, cache location avoid storage is provided having at least one record, with each record being used to store a cache line identifier identifying a specific cache line.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: ARM LimitedInventors: Antony John Penton, Alex James Waugh, Andrew Christopher Rose, Paul Stanley Hughes