Patents by Inventor Pei Yu

Pei Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240169614
    Abstract: A method, computer system, and a computer program product are provided for post-modeling feature evaluation. In one embodiment, at least at least one post model visual output and associated data is obtained that at least includes an individual conditional expectation (ICE) plot and a partial dependence (PDP) plot. Using the associated data and the plots, a Feature Importance (PI) plot is provided. A plurality of features is then determined for each PI, PDP and ICE plots to calculate at least one Interesting Value for each plot. An overall score is also calculated for each plurality of features based on the associated Interesting Values for each PDP, ICE and PI plots. At least one top feature is selected based on said scores. A final plot is then generated at least reflecting the top feature. The final plot combines the PI, PDP and ICE plots together.
    Type: Application
    Filed: November 17, 2022
    Publication date: May 23, 2024
    Inventors: Xiao Ming Ma, Wen Pei Yu, Jing James Xu, Xue Ying Zhang, Si Er Han, Jing Xu, Jun Wang
  • Patent number: 11989398
    Abstract: Digital content view control is described as leveraging a hierarchical structure of objects defined within the digital content to control how those objects are rendered in a user interface. In one example, a user input is received to display a view of objects within digital content displayed in a user interface. In response, a data query module is configured to fetch data describing a hierarchical structure of the digital content. From this, a z-order determination module determines a z-order of objects included with the digital content. An object view generation module is also configured to generate object views depicting the objects included in the digital content. The object views, once rendered, support an ability to view positioning of objects within the hierarchy.
    Type: Grant
    Filed: October 22, 2021
    Date of Patent: May 21, 2024
    Assignee: eBay Inc.
    Inventors: Feng Xie, Pei Wang, Kun Yu, Xiaojie Zang
  • Patent number: 11987803
    Abstract: In various embodiments, method and devices for delivering large cargos (e.g., organelles, chromosomes, bacteria, and the like) into cells are provided. In certain embodiments method of delivering a large cargo into eukaryotic cells, are provided that involve providing eukaryotic cells disposed on one side of a porous membrane; providing the cargo to be delivered in a solution disposed in a reservoir chamber on the opposite side of the porous membrane; and applying pressure to the reservoir chamber sufficient to pass the cargo through pores comprising said porous membrane wherein said cargo passes through cell membranes and into the cells.
    Type: Grant
    Filed: October 14, 2019
    Date of Patent: May 21, 2024
    Assignee: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA
    Inventors: Ting-Hsiang S. Wu, Pei-Yu E. Chiou, Michael A. Teitell
  • Patent number: 11984402
    Abstract: In an embodiment, a device includes: a first fin; a gate structure over the first fin; a first source/drain region adjacent the gate structure; an etch stop layer over the first source/drain region; a conductive line over the etch stop layer, the conductive line isolated from the first source/drain region by the etch stop layer, a top surface of the conductive line being coplanar with a top surface of the gate structure; and a power rail contact extending through the first fin, the power rail contact connected to the first source/drain region.
    Type: Grant
    Filed: July 21, 2022
    Date of Patent: May 14, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Pei-Yu Wang, Yu-Xuan Huang
  • Publication number: 20240152418
    Abstract: A communication system and an operation method thereof are provided. A transmitting device transmits a data unit to a receiving device through a data channel of a communication interface. The transmitting device calculates an original verification information unit of the data unit and synchronously transmits the original verification information unit to the receiving device through a verification information channel of the communication interface based on a transmission timing of the data unit in the data channel. After receiving a current data unit and before receiving a next data unit, the receiving device verifies whether the current data unit received from the data channel has errors in real time based on a current original verification information unit corresponding to the current data unit.
    Type: Application
    Filed: November 8, 2022
    Publication date: May 9, 2024
    Applicants: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Igor Elkanovich, Yung-Sheng Fang, Pei Yu, Chang-Ming Liu
  • Publication number: 20240151707
    Abstract: A fabric feature predicting method includes following operations: measuring multiple first fabrics to generate multiple first fabric actual feature value groups; storing the first fabric actual feature value groups and multiple first fabric information groups of the first fabrics; selecting multiple third fabrics from the first fabrics according to a second fabric information group of a second fabric; generating at least one equation according to multiple third fabric actual feature value groups of the third fabrics and multiple third fabric information groups of the third fabrics; generating a second fabric predicted feature value group of the second fabric according to the at least one equation and the second fabric information group. The first fabric actual feature value groups include the third fabric actual feature value groups. The first fabric information groups include the third fabric information groups.
    Type: Application
    Filed: November 2, 2023
    Publication date: May 9, 2024
    Inventors: Hung-Yu LIN, Pei-Te SHEN, Chin-Lun CHU, Tzu-Yu CHIU, Yu-Sian CIOU
  • Patent number: 11978641
    Abstract: A method for manufacturing a semiconductor structure includes: forming a semiconductor device on a main region of the device substrate, the device substrate having a peripheral region surrounding the main region; forming a first filling layer on the peripheral region of the device substrate; forming a second filling layer over the first filling layer and the semiconductor device after forming the first filling layer, the second filling layer having a polishing rate different from that of the first filling layer; performing a planarization process over the second filling layer to remove a portion of the second filling layer so that a remaining portion of the second filling layer has a planarized surface opposite to the device substrate; and bonding the device substrate to a carrier substrate through the first filling layer and the remaining portion of the second filling layer.
    Type: Grant
    Filed: June 6, 2022
    Date of Patent: May 7, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Pei-Yu Chou, Yen-Yu Chen, Meng-Ku Chen, Shiang-Bau Wang, Tze-Liang Lee
  • Publication number: 20240139417
    Abstract: The application describes syringe carriers for medicament delivery devices such as autoinjectors. In particular, a medicament delivery device sub-assembly is described. The medicament delivery device sub-assembly has a housing extending along a longitudinal axis from a proximal end to a distal end, the housing has a tubular section with an internal surface facing towards the axis and an external surface facing away from the axis, wherein the housing has an aperture extending through the tubular section from the internal surface to the external surface; and a housing cover assembly attached in the aperture of the housing, the housing cover assembly being configured to secure a syringe in place relative to the housing.
    Type: Application
    Filed: February 4, 2022
    Publication date: May 2, 2024
    Inventors: Chia-Hsin Su, Nurettin Ali, Antonio Farieta, Meng-Jhen Chiou, Pei Yu Chao, Jason Mondro
  • Publication number: 20240145319
    Abstract: A semiconductor device package includes a supporting element, a transparent plate disposed on the supporting element, a semiconductor device disposed under the transparent plate, and a lid surrounding the transparent plate. The supporting element and the transparent plate define a channel.
    Type: Application
    Filed: January 2, 2024
    Publication date: May 2, 2024
    Applicant: Advanced Semiconductor Engineering, Inc.
    Inventors: Tsung-Yu LIN, Pei-Yu WANG, Chung-Wei HSU
  • Publication number: 20240145535
    Abstract: A semiconductor device and method of manufacturing the same are provided. The semiconductor device includes a substrate, an interlayer dielectric (ILD), and a conductive layer. The ILD is disposed on the substrate. The conductive layer is disposed on the substrate and spaced apart from the ILD by an air gap. The ILD is tapered toward the substrate.
    Type: Application
    Filed: January 4, 2024
    Publication date: May 2, 2024
    Inventors: PEI-YU CHOU, TZE-LIANG LEE
  • Patent number: 11969874
    Abstract: A transmission device for lifting a sickbed contains a first casing, a second casing, a power input assembly, a power output assembly, and multiple screw elements. The first casing includes a first rotatable connection portion, a second rotatable connection portion, a first space, and multiple locking orifices. The second casing includes a third rotatable connection portion, a fourth rotatable connection portion, a second space, and multiple coupling orifices. The power input assembly includes an input shaft and a first bevel gear. The power output assembly includes an output shaft and a second bevel gear. The multiple screw elements are inserted through the multiple coupling orifices of the second casing to screw with the multiple locking orifices of the first casing.
    Type: Grant
    Filed: June 17, 2021
    Date of Patent: April 30, 2024
    Assignee: NANTONG SHUNLONG PHYSICAL THERAPY EQUIP. CO., LTD.
    Inventor: Pei-Yu Hsu
  • Patent number: 11973027
    Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device includes a substrate, a gate structure, a dielectric structure and a contact structure. The substrate has source/drain (S/D) regions. The gate structure is on the substrate and between the S/D regions. The dielectric structure covers the gate structure. The contact structure penetrates through the dielectric structure to connect to the S/D region. A lower portion of a sidewall of the contact structure is spaced apart from the dielectric structure by an air gap therebetween, while an upper portion of the sidewall of the contact structure is in contact with the dielectric structure.
    Type: Grant
    Filed: March 23, 2022
    Date of Patent: April 30, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Pei-Yu Chou, Jr-Hung Li, Liang-Yin Chen, Su-Hao Liu, Tze-Liang Lee, Meng-Han Chou, Kuo-Ju Chen, Huicheng Chang, Tsai-Jung Ho, Tzu-Yang Ho
  • Publication number: 20240130714
    Abstract: Disclosed are computer-implemented or computer-aided method for diagnosing or predicting the risk of obstructive sleep apnea in a subject. The methods comprise determining whether the subject has obstructive sleep apnea based on at least one quantitative ultrasound parameter and/or at least one morphometric parameter.
    Type: Application
    Filed: May 16, 2023
    Publication date: April 25, 2024
    Applicant: AMCAD BIOMED CORPORATION
    Inventors: Argon CHEN, Yi-li LEE, Pei-Yu CHAO, Wei-Hao CHEN, Wei-Yu HSU
  • Publication number: 20240128231
    Abstract: Semiconductor devices and methods of manufacturing the semiconductor devices are presented. In embodiments the methods of manufacturing include depositing a first bonding layer on a first substrate, wherein the first substrate comprises a semiconductor substrate and a metallization layer. The first bonding layer and the semiconductor substrate are patterned to form first openings. A second substrate is bonded to the first substrate. After the bonding the second substrate, the second substrate is patterned to form second openings, at least one of the second openings exposing at least one of the first openings. After the patterning the second substrate, a third substrate is bonded to the second substrate, and after the bonding the third substrate, the third substrate is patterned to form third openings, at least one of the third openings exposing at least one of the second openings.
    Type: Application
    Filed: January 4, 2023
    Publication date: April 18, 2024
    Inventors: Fu Wei Liu, Pei-Wei Lee, Yun-Chung Wu, Bo-Yu Chiu, Szu-Hsien Lee, Mirng-Ji Lii
  • Publication number: 20240126067
    Abstract: A color wheel module and a projector are provided. The projector includes the color wheel module, and the color wheel module includes a disk, an isolation framework, an assembly member, and an adhesive filler. The disk is configured to rotate around an axis. The isolation framework and the assembly member are disposed on the disk. The isolation framework is located between the disk and the assembly member. An air layer is formed between the assembly member and the isolation framework. The adhesive filler is disposed on the assembly member.
    Type: Application
    Filed: December 12, 2023
    Publication date: April 18, 2024
    Applicant: Coretronic Corporation
    Inventor: Pei-Yu Hsu
  • Patent number: 11960167
    Abstract: A backplane includes: a substrate including a circuit structure layer, a first reflective layer disposed on a bearing surface of the substrate, a plurality of light-emitting diode chips, and a plurality of optical structures. The first reflective layer includes a plurality of through holes spaced apart. A light-emitting diode chip in the plurality of light-emitting diode chips is located in one of the plurality of through holes. The plurality of light-emitting diode chips are electrically connected to the circuit structure layer. The circuit structure layer is configured to drive the plurality of light-emitting diode chips to emit light. An optical structure in the plurality of optical structures covers the light-emitting diode chip, a light incident surface of the optical structure is in contact with a light exit surface of the light-emitting diode chip, and a light exit surface of the optical structure is a curved surface.
    Type: Grant
    Filed: February 5, 2021
    Date of Patent: April 16, 2024
    Assignees: BOE MLED Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.
    Inventors: Pei Li, Haiwei Sun, Ming Zhai, Lu Yu, Kangle Chang, Jinpeng Li, Pengjun Cao, Yutao Hao, Shubai Zhang, Shuo Wang, Pei Qin, Zewen Gao, Yali Zhang
  • Publication number: 20240120325
    Abstract: A stacked package structure and a manufacturing method thereof are provided. The stacked package structure includes an upper redistribution layer, a first chip, and an upper molding layer. The first chip is disposed on the upper redistribution layer and is electrically connected to the upper redistribution layer. The upper molding layer is disposed on the first chip and the upper redistribution layer, and is configured to package the first chip. The upper molding layer includes a recess, the recess is recessed relative to a surface of the upper molding layer away from the upper redistribution layer, and the recess is circumferentially formed around a periphery of the upper molding layer.
    Type: Application
    Filed: May 31, 2023
    Publication date: April 11, 2024
    Applicant: POWERTECH TECHNOLOGY INC.
    Inventors: Pei-chun TSAI, Hung-hsin HSU, Shang-yu CHANG CHIEN, Chia-ling LEE
  • Publication number: 20240117297
    Abstract: A p-aminobenzoic acid-producing microorganism is provided. The p-aminobenzoic acid-producing microorganism is obtained by a method for preparing a p-aminobenzoic acid-producing microorganism. The method for preparing a p-aminobenzoic acid-producing microorganism includes (a) performing an acclimation process on a source microorganism with at least one sulfonamide antibiotic to obtain at least one acclimatized microorganism and (b) screening out at least one p-aminobenzoic acid-producing microorganism from the at least one acclimatized microorganism, wherein the at least one p-aminobenzoic acid-producing microorganism has a higher p-aminobenzoic acid titer than the source microorganism.
    Type: Application
    Filed: December 29, 2022
    Publication date: April 11, 2024
    Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
    Inventors: Pei-Ching CHANG, Jhong-De LIN, Ya-Lin LIN, Hung-Yu LIAO, Hsiang Yuan CHU, Jie-Len HUANG
  • Patent number: D1024352
    Type: Grant
    Filed: October 24, 2022
    Date of Patent: April 23, 2024
    Inventors: Chien-Yu Peng, Pei-Hsiu Kao, Ching-Yu Chang
  • Patent number: D1026933
    Type: Grant
    Filed: November 13, 2020
    Date of Patent: May 14, 2024
    Assignee: GOOGLE LLC
    Inventors: Pei-Ling Feng, Julian Le, Nayon Kim, Felix David Mejia Abreu, Harry Yu, Jason Kearns, Mark Buswell, James Felkins, Alexander Stillwell, Adriana Teresa Olmos Antillon, Matthew Stokes, Andrew Schoneweis