Patents by Inventor Pengyuan Zheng
Pengyuan Zheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984382Abstract: Methods, systems, and devices related to a memory device with a thermal barrier are described. The thermal barrier (e.g., a low density thermal barrier) may be positioned between an access line (e.g., a digit line or a word line) and a cell component. The thermal barrier may be formed on the surface of a barrier material by applying a plasma treatment to the barrier material. The thermal barrier may have a lower density than the barrier material and may be configured to thermally insulate the cell component from thermal energy generated in the memory device, among other benefits.Type: GrantFiled: October 1, 2021Date of Patent: May 14, 2024Assignee: Micron Technology, Inc.Inventors: Pengyuan Zheng, David Ross Economy, Yongjun J. Hu, Kent H. Zhuang, Robert K. Grubbs
-
Publication number: 20240071931Abstract: A memory array comprising strings of memory cells comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers above a conductor tier. Strings of memory cells comprising channel-material strings extend through the insulative tiers and the conductive tiers. The conductor tier comprises upper conductor material directly above and directly against lower conductor material of different composition from that of the upper conductor material. A through-array-via (TAV) region is included and comprises TAVs individually comprising the upper conductor material, the lower conductor material, and a conducting material that is directly below the conductor tier.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Applicant: Micron Technology, Inc.Inventors: Tom George, Rita J. Klein, Daniel Billingsley, Pengyuan Zheng, Yongjun Jeff Hu
-
Publication number: 20240071498Abstract: A memory array comprising strings of memory cells comprises a conductor tier. The conductor tier comprises upper conductor material directly above and directly against lower conductor material of different composition from that of the upper conductor material. The channel-material strings directly electrically couple to the upper and lower conductor materials of the conductor tier. A through-array-via (TAV) region is included and comprises TAVs. The TAVs individually comprise the upper conductor material, the lower conductor material, and a conducting material that is directly below the conductor tier. The lower conductor material is directly against the upper conductor material and directly against the conducting material. The lower conductor material comprises a metal-rich refractory metal nitride directly above and directly against a non-metal-rich refractory metal nitride that is directly against the conducting material.Type: ApplicationFiled: October 21, 2022Publication date: February 29, 2024Applicant: Micron Technology, Inc.Inventors: Yongjun Jeff Hu, Pengyuan Zheng
-
Publication number: 20240071819Abstract: A variety of applications can include apparatus having a memory device structured with a three-dimensional array of memory cells and one or more vertical metal contacts extending through levels of the memory device, where the one or more vertical metal contacts are formed with reduced stress. Each of the one or more vertical metal contacts can be constructed by forming a liner on walls of an opening in a dielectric, where the opening extends through the levels for the memory device, and forming a metal composition adjacent the liner and filling the opening with the metal composition. The liner can be removed from at least a portion of the walls of the dielectric, where the liner has a composition correlated to the metal composition such that removal of the liner reduces stress on the metal composition.Type: ApplicationFiled: August 15, 2023Publication date: February 29, 2024Inventors: Chandra S. Tiwari, Jivaan Kishore Jhothiraman, Rutuparna Narulkar, Nayan Chakravarty, Pengyuan Zheng, Hiroaki Iuchi
-
Publication number: 20240040790Abstract: A variety of applications can include apparatus having a memory device structured with an array of memory cells and a complementary metal-oxide-semiconductor (CMOS) device coupled to the array. The CMOS device can include a gate electrode on and contacting the polysilicon gates of a p-channel metal-oxide-semiconductor (PMOS) transistor and a n-channel metal-oxide-semiconductor (NMOS) transistor of the CMOS device, where the gate electrode is a multi-metal stack. The multi-metal stack of the gate electrode can be two levels of different metal compositions.Type: ApplicationFiled: August 1, 2022Publication date: February 1, 2024Inventors: Pengyuan Zheng, Yongjun Jeff Hu
-
Publication number: 20230397423Abstract: A method of forming a microelectronic device includes forming conductive interconnect structures vertically extending through isolation material to conductive contact structures coupled to pillar structures, forming a metal silicide material on the interconnect structures and the first isolation material, forming a conductive material on the metal silicide material, and forming a dielectric material over the conductive material. The method further includes forming openings vertically extending through the dielectric material, the conductive material, the metal silicide material, and the isolation material and forming additional isolation material to extend over remaining portions of the dielectric material and at least partially fill the openings. Related devices and systems are disclosed.Type: ApplicationFiled: April 26, 2023Publication date: December 7, 2023Inventors: Pengyuan Zheng, Yongjun J. Hu, Pavan Reddy Kumar Aella, David Ross Economy, Brittany L. Kohoutek, Amritesh Rai
-
Publication number: 20230389314Abstract: A method used in forming a memory array comprises forming a stack comprising vertically-alternating insulative tiers and conductive tiers. Channel-material strings of memory-cell strings extend through the insulative and conductive tiers. Conductive vias are formed above and individually directly electrically coupled to individual of the channel-material strings. Digitlines are formed above and are individually directly electrically coupled to a plurality of individual of the conductive vias there-below. The forming of the digitlines comprises forming lower elemental-form tungsten directly against tops of the individual conductive vias. The lower elemental-form tungsten is exposed to oxygen-containing gas or plasma to form WOx, where “x” is greater than 0 and no more than 3.0. The WOx has a maximum thickness greater than 0 and no more than 30 Angstroms in a finished construction. Upper elemental-form tungsten is physical vapor deposited directly against the WOx.Type: ApplicationFiled: August 2, 2022Publication date: November 30, 2023Applicant: Micron Technology, Inc.Inventors: Adam Barton, David H. Wells, Pengyuan Zheng, Amritesh Rai
-
Patent number: 11778837Abstract: A memory system may include separate amounts or types of resistive material that may be deposited over memory cells and conductive vias using separate resistive layers in the access lines. A first resistive material layer may be deposited over the memory cells prior to performing an array termination etch used to deposit the conductive via. The array termination etch may remove the first resistive material over the portion of the array used to deposit the conductive via. A second resistive material layer may be deposited after the etch has occurred and the conductive via has been formed. The second resistive material layer may be deposited over the conductive via.Type: GrantFiled: June 22, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Lei Wei, Pengyuan Zheng, Kevin Lee Baker, Efe Sinan Ege, Adam Thomas Barton, Rajasekhar Venigalla
-
Patent number: 11721606Abstract: Methods, systems, and devices for a memory device with a high resistivity thermal barrier are described. In some examples a barrier material may be positioned over a memory cell region, an oxide region, and/or a through-silicon via (TSV). The barrier may include a first region above the memory cell region and a second region above the TSV. A process, such as a plasma treatment, may be applied to the barrier, which may result in the first and second regions having different thermal resistivities (e.g., different densities). Accordingly, due to the different thermal resistivities, the memory cells may be thermally insulated from thermal energy generated in the memory device.Type: GrantFiled: March 9, 2021Date of Patent: August 8, 2023Assignee: Micron Technology Inc.Inventors: David Ross Economy, Pengyuan Zheng
-
Patent number: 11659778Abstract: Methods, systems, and devices for composite electrode material chemistry are described. A memory device may include an access line, a storage element comprising chalcogenide, and an electrode coupled with the memory element and the access line. The electrode may be made of a composition of a first material doped with a second material. The second material may include a tantalum-carbon compound. In some cases, the second may be operable to be chemically inert with the storage element. The second material may include a thermally stable electrical resistivity and a lower resistance to signals communicated between the access line and the storage element across a range of operating temperatures of the storage element as compared with a resistance of the first material.Type: GrantFiled: February 11, 2020Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Pengyuan Zheng, Enrico Varesi, Lorenzo Fratin, Dale Collins, Yongjun J. Hu
-
Patent number: 11631811Abstract: Memory devices having electrode structures that increase in resistivity with thermal cycling, and associated systems and methods, are disclosed herein. In some embodiments, a memory device includes a memory element and an electrode structure electrically coupled to the memory element. The electrode structure can include a material comprising a composition of tungsten, silicon, and germanium.Type: GrantFiled: May 7, 2021Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Pengyuan Zheng, Yongjun J. Hu
-
Patent number: 11545623Abstract: Methods, systems, and devices for fabrication of memory cells are described. An electrode layer may have an initial thickness variation after being formed. The electrode layer may be smoothened prior to forming additional layers of a memory cell, thus decreasing the thickness variation. The subsequent layer fabricated may have a thickness variation that may be dependent on the thickness variation of the electrode layer. By decreasing the thickness variation of the electrode layer prior to forming the subsequent layer, the subsequent layer may also have a decreased thickness variation. The decreased thickness variation of the subsequent layer may impact the electrical behavior of memory cells formed from the subsequent layer. In some cases, the decreased thickness variation of the subsequent layer may allow for more predictable voltage thresholds for such memory cells, thus increasing the read windows for the memory cells.Type: GrantFiled: October 8, 2020Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Pengyuan Zheng, Yongjun J. Hu, Yao Jin, Hongqi Li, Andrea Gotti
-
Publication number: 20220406847Abstract: A memory system may include separate amounts or types of resistive material that may be deposited over memory cells and conductive vias using separate resistive layers in the access lines. A first resistive material layer may be deposited over the memory cells prior to performing an array termination etch used to deposit the conductive via. The array termination etch may remove the first resistive material over the portion of the array used to deposit the conductive via. A second resistive material layer may be deposited after the etch has occurred and the conductive via has been formed. The second resistive material layer may be deposited over the conductive via.Type: ApplicationFiled: June 22, 2022Publication date: December 22, 2022Inventors: Lei Wei, Pengyuan Zheng, Kevin Lee Baker, Efe Sinan Ege, Adam Thomas Barton, Rajasekhar Venigalla
-
Publication number: 20220359822Abstract: Memory devices having electrode structures that increase in resistivity with thermal cycling, and associated systems and methods, are disclosed herein. In some embodiments, a memory device includes a memory element and an electrode structure electrically coupled to the memory element. The electrode structure can include a material comprising a composition of tungsten, silicon, and germanium.Type: ApplicationFiled: May 7, 2021Publication date: November 10, 2022Inventors: Pengyuan Zheng, Yongjun J. Hu
-
Patent number: 11380732Abstract: A memory system may include separate amounts or types of resistive material that may be deposited over memory cells and conductive vias using separate resistive layers in the access lines. A first resistive material layer may be deposited over the memory cells prior to performing an array termination etch used to deposit the conductive via. The array termination etch may remove the first resistive material over the portion of the array used to deposit the conductive via. A second resistive material layer may be deposited after the etch has occurred and the conductive via has been formed. The second resistive material layer may be deposited over the conductive via.Type: GrantFiled: July 29, 2020Date of Patent: July 5, 2022Assignee: Micron Technology, Inc.Inventors: Lei Wei, Pengyuan Zheng, Kevin Lee Baker, Efe Sinan Ege, Adam Thomas Barton, Rajasekhar Venigalla
-
Patent number: 11349068Abstract: A memory cell can include a phase change material layer and a first electrode layer adjacent to the phase change material layer and having a phase change material layer side oriented toward the phase change material layer and a bit line side opposite the phase change material layer side. A carbon nitride layer can be on the bit line side surface of the first electrode layer. In some examples, a nonconductive separator material can have a word line end and a bit line end, and can have a portion contacting the phase change material layer. The bit line end surface of the nonconductive separator material can be at least partially free of contact with the carbon nitride layer.Type: GrantFiled: March 4, 2019Date of Patent: May 31, 2022Assignee: Intel CorporationInventors: Pengyuan Zheng, Stephen W. Russell, David R. Economy
-
Publication number: 20220037403Abstract: A memory system may include separate amounts or types of resistive material that may be deposited over memory cells and conductive vias using separate resistive layers in the access lines. A first resistive material layer may be deposited over the memory cells prior to performing an array termination etch used to deposit the conductive via. The array termination etch may remove the first resistive material over the portion of the array used to deposit the conductive via. A second resistive material layer may be deposited after the etch has occurred and the conductive via has been formed. The second resistive material layer may be deposited over the conductive via.Type: ApplicationFiled: July 29, 2020Publication date: February 3, 2022Inventors: Lei Wei, Pengyuan Zheng, Kevin Lee Baker, Efe Sinan Ege, Adam Thomas Barton, Rajasekhar Venigalla
-
Publication number: 20220020662Abstract: Methods, systems, and devices related to a memory device with a thermal barrier are described. The thermal barrier (e.g., a low density thermal barrier) may be positioned between an access line (e.g., a digit line or a word line) and a cell component. The thermal barrier may be formed on the surface of a barrier material by applying a plasma treatment to the barrier material. The thermal barrier may have a lower density than the barrier material and may be configured to thermally insulate the cell component from thermal energy generated in the memory device, among other benefits.Type: ApplicationFiled: October 1, 2021Publication date: January 20, 2022Inventors: Pengyuan Zheng, David Ross Economy, Yongjun J. Hu, Kent H. Zhuang, Robert K. Grubbs
-
Patent number: 11158561Abstract: Methods, systems, and devices related to a memory device with a thermal barrier are described. The thermal barrier (e.g., a low density thermal barrier) may be positioned between an access line (e.g., a digit line or a word line) and a cell component. The thermal barrier may be formed on the surface of a barrier material by applying a plasma treatment to the barrier material. The thermal barrier may have a lower density than the barrier material and may be configured to thermally insulate the cell component from thermal energy generated in the memory device, among other benefits.Type: GrantFiled: May 1, 2019Date of Patent: October 26, 2021Inventors: Pengyuan Zheng, David Ross Economy, Yongjun J. Hu, Kent H. Zhuang, Robert K. Grubbs
-
Publication number: 20210287960Abstract: Methods, systems, and devices for a memory device with a high resistivity thermal barrier are described. In some examples a barrier material may be positioned over a memory cell region, an oxide region, and/or a through-silicon via (TSV). The barrier may include a first region above the memory cell region and a second region above the TSV. A process, such as a plasma treatment, may be applied to the barrier, which may result in the first and second regions having different thermal resistivities (e.g., different densities). Accordingly, due to the different thermal resistivities, the memory cells may be thermally insulated from thermal energy generated in the memory device.Type: ApplicationFiled: March 9, 2021Publication date: September 16, 2021Inventors: David Ross Economy, Pengyuan Zheng