Patents by Inventor Per Hamberg
Per Hamberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8184467Abstract: In a non-volatile electric memory system a memory unit and a read/write unit are provided as physically separate units. The memory unit is based on a memory material that can be set to at least two distinct physical states by applying an electric field across the memory material. Electrodes and/or contacts are either provided in the memory unit or in the read/write unit and contacts are at least always provided in the read/write unit. Electrodes and contacts are provided in a geometrical arrangement, which defines geometrically one or more memory cells in the memory layer. Establishing a physical contact between the memory unit and the read/write unit closes an electrical circuit over the addressed memory cell such that read, write or erase operations can be effected. The memory material of the memory unit can be polarized into two discernible polarization states.Type: GrantFiled: June 8, 2006Date of Patent: May 22, 2012Assignee: Thin Film Electronics ASAInventors: Per Bröms, Christer Karlsson, Geirr I. Leistad, Per Hamberg, Staffan Björklid, Johan Carlsson, Göran Gustafsson, Hans Gude Gudesen
-
Patent number: 7646629Abstract: In a method for obviating the effect of disturb voltages in a data storage apparatus employing passive matrix addressing, an application of electric potentials for an addressing operation is according to a voltage pulse protocol. The data storage cells of the apparatus are provided in two or more electrically separated segments each constituting non-overlapping physical address subspaces of the data storage apparatus physical address space. A number of data storage cells in each segment are preset to the same polarization by an active voltage pulse with a specific polarization. In a first addressing operation one or more data storage cells are read by applying an active pulse with the same polarization to each data storage cell and recording the output charge response. On basis thereof the output data in subsequent second addressing operation are copied onto preset data storage cells in another segment of the data storage apparatus, this segment being selected on the basis of its previous addressing history.Type: GrantFiled: January 18, 2008Date of Patent: January 12, 2010Assignee: Thin Film Electronics ASAInventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans G. Gudesen
-
Publication number: 20080198644Abstract: In a non-volatile electric memory system a memory unit (4) and a read/write unit (11) are provided as physically separate units. The memory unit (10) is based on a memory material (4) that can be set to at least two distinct physical states by applying an electric field across the memory material. Electrode means and/or contact means are either provided in the memory unit or in the read/write unit and contact means are at least always provided in the read/write unit. Electrodes and contacts are provided in a geometrical arrangement, which defines geometrically one or more memory cells in the memory layer. Contact means in the read/write unit are provided connectable to driving, sensing and control means located in the read/write unit or in an external device connected with the latter. Establishing a physical contact between the memory unit and the read/write unit closes an electrical circuit over the addressed memory cell such that read, write or erase operations can be effected.Type: ApplicationFiled: June 8, 2006Publication date: August 21, 2008Applicant: Thin Film Electronics ASAInventors: Per Broms, Christer Karlsson, Geirr I. Leistad, Per Hamberg, Staffan Bjorklid, Johan Carlsson, Goran Gustafsson, Hans Gude Gudesen
-
Publication number: 20080151609Abstract: In a method for obviating the effect of disturb voltages in a data storage apparatus employing passive matrix addressing, an application of electric potentials for an addressing operation is according to a voltage pulse protocol. The data storage cells of the apparatus are provided in two or more electrically separated segments each constituting non-overlapping physical address subspaces of the data storage apparatus physical address space. A number of data storage cells in each segment are preset to the same polarization by an active voltage pulse with a specific polarization. In a first addressing operation one or more data storage cells are read by applying an active pulse with the same polarization to each data storage cell and recording the output charge response. On basis thereof the output data in subsequent second addressing operation are copied onto preset data storage cells in another segment of the data storage apparatus, this segment being selected on the basis of its previous addressing history.Type: ApplicationFiled: January 18, 2008Publication date: June 26, 2008Inventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gude Gudesen
-
Patent number: 7352612Abstract: In a method for reducing detrimental phenomena related to disturb voltages in a data storage apparatus employing passive matrix addressing, particularly a memory device or a sensor device, an application of electric potentials conforming to an addressing operation is generally controlled in a time-coordinated manner according to a voltage pulse protocol. In an addressing operation a data storage cell is set to a first polarization state by means of a first active voltage pulse and then, dependent on the voltage pulse protocol, a second voltage pulse which may be a second active voltage pulse of opposite polarity to that of the first voltage pulse, is applied and used for switching the data storage cell to a second polarization state. The addressed cell is thus set to a predetermined polarization state as specified by the addressing operation.Type: GrantFiled: November 24, 2004Date of Patent: April 1, 2008Assignee: Thin Film Electronics ASAInventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gude Gudesen
-
Publication number: 20070103960Abstract: In a method for reducing detrimental phenomena related to disturb voltages in a data storage apparatus employing passive matrix addressing, particularly a memory device or a sensor device, an application of electric potentials conforming to an addressing operation is generally controlled in a time-coordinated manner according to a voltage pulse protocol. In an addressing operation a data storage cell is set to a first polarization state by means of a first active voltage pulse and then, dependent on the voltage pulse protocol, a second voltage pulse which may be a second active voltage pulse of opposite polarity to that of the first voltage pulse, is applied and used for switching the data storage cell to a second polarization state. The addressed cell is thus set to a predetermined polarization state as specified by the addressing operation.Type: ApplicationFiled: November 24, 2004Publication date: May 10, 2007Applicant: Thin Film Electronics ASAInventors: Per Hamberg, Christer Karlsson, Per-Erik Nordal, Nicklas Ojakangas, Johan Carlsson, Hans Gudesen
-
Patent number: 7020005Abstract: A method of operating a passive matrix addressable ferroelectric device having a voltage pulse protocol with a pre-disturb and post-disturb cycle before and after a disturb generating operation cycle respectively in order to minimize the effect of disturb voltage on non-addressed memory cells, when such voltages are generated thereto in the operation cycle when It is applied for either a write or read operation.Type: GrantFiled: February 10, 2005Date of Patent: March 28, 2006Assignee: Thin Film Electronics, ASAInventors: Christer Karlsson, Per Hamberg, Staffan Björklid, Michael O. Thompson, Richard Womack
-
Publication number: 20050248979Abstract: In a method for operating a passive matrix-addessable ferroelectric or electret memory device comprising memory cells in the form of a ferroelectric or electret thin-film polarizable memory material exhibiting hysteresis, particularly a ferroelectric or electret polymer thin film, and a first set of parallel electrodes forming word line electrodes in the device and a second set of parallel electrodes forming bit lines in the device, the word lines being oriented orthogonally to the bit lines, such that the word lines and bit lines are in direct contact with the memory cells, which can be set to either of two polarization states or switched between these by applying a switching voltage larger than a coercive voltage of the memory material between a word line and a bit line, a voltage pulse protocol with at least one disturb generating operation cycle is applied for switching selected addressed cells to determined polarization state.Type: ApplicationFiled: February 10, 2005Publication date: November 10, 2005Applicant: Thin Film Electronics ASAInventors: Christer Karlsson, Per Hamberg, Staffan Bjorklid, Michael Thompson, Richard Womack