Patents by Inventor Piero Migliorato
Piero Migliorato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7221016Abstract: A TFT memory 11 is provided with a polysilicon layer 22, wherein each region of the source 22a, the channel 22b and the drain 22c are formed on a substrate 21, and gate oxide films (insulating films) 23 and 25 are formed on the polysilicon layer 22; and a plurality of silicon particles 24 for trapping the charge of injected carriers are placed between the gate oxide films 23 and 25. Specifically, the gate oxide films comprise a first gate oxide film 23 and a second gate oxide film 25 formed on the first gate oxide film 23; the plurality of silicon particles 24 are located between the first gate oxide film 23 and the second gate oxide film 25, and the first gate oxide film 23 is formed in an extremely thin thickness.Type: GrantFiled: May 10, 2004Date of Patent: May 22, 2007Assignee: Seiko Epson CorporationInventors: Satoshi Inoue, Piero Migliorato
-
Publication number: 20060197118Abstract: A sensor for use in the detection of a molecular interaction comprises a field effect transistor (FET) having a core structure and an extended gate structure, the core structure and the extended gate structure being located on substantially separate regions of a substrate, the extended gate structure including an exposed metal sensor electrode on which probe molecules can be immobilized, wherein, in use, the sensor is operative to produce a change in an electrical characteristic of the FET in response to molecular interaction at the exposed surface of the metal sensor electrode. The sensor is particularly suitable for detecting biomolecular interactions such as the hybridization of DNA, when the sensor is prepared with suitable probe molecules immobilized on the exposed gate metal.Type: ApplicationFiled: March 16, 2006Publication date: September 7, 2006Inventors: Piero Migliorato, Pedro De Lemos Correia Estrela, Feng Yan
-
Publication number: 20040206957Abstract: A TFT memory 11 is provided with a polysilicon layer 22, wherein each region of the source 22a, the channel 22b and the drain 22c are formed on a substrate 21, and gate oxide films (insulating films) 23 and 25 are formed on the polysilicon layer 22; and a plurality of silicon particles 24 for trapping the charge of injected carriers are placed between the gate oxide films 23 and 25. Specifically, the gate oxide films comprise a first gate oxide film 23 and a second gate oxide film 25 formed on the first gate oxide film 23; the plurality of silicon particles 24 are located between the first gate oxide film 23 and the second gate oxide film 25, and the first gate oxide film 23 is formed in an extremely thin thickness.Type: ApplicationFiled: May 10, 2004Publication date: October 21, 2004Applicant: Seiko Epson CorporationInventors: Satoshi Inoue, Piero Migliorato
-
Patent number: 6787403Abstract: A TFT memory 11 is provided with a polysilicon layer 22, wherein each region of the source 22a, the channel 22b and the drain 22c are formed on a substrate 21, and gate oxide films (insulating films) 23 and 25 are formed on the polysilicon layer 22; and a plurality of silicon particles 24 for trapping the charge of injected carriers are placed between the gate oxide films 23 and 25. Specifically, the gate oxide films comprise a first gate oxide film 23 and a second gate oxide film 25 formed on the first gate oxide film 23; the plurality of silicon particles 24 are located between the first gate oxide film 23 and the second gate oxide film 25, and the first gate oxide film 23 is formed in an extremely thin thickness.Type: GrantFiled: July 6, 2001Date of Patent: September 7, 2004Assignee: Seiko Epson CorporationInventors: Satoshi Inoue, Piero Migliorato
-
Patent number: 6765265Abstract: The present invention provides a thin film transistor (TET) and its production method which enable the stabilizing of saturation current and improving reliability by improving the film quality of the channel region. The TFT includes a channel region towering over a gate electrode through a gate insulation film, a source region connecting to the channel region and a drain region connecting to the channel region on an opposite side of the source region are formed on the polycrystal semiconductor film on which island-like patterning is performed. An indented section is formed on a surface of the channel region, and the section corresponding to the indented section becomes a recombination center which captures the small-number carrier (holes) because the degree of the crystallization is low in the section corresponding to the indented section due to shift from the optimum conditions at the time of laser annealing of the semiconductor.Type: GrantFiled: December 11, 2001Date of Patent: July 20, 2004Assignee: Seiko Epson CorporationInventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Patent number: 6727123Abstract: The present invention provides a thin-film transistor (TFT) and its production method which enables an arrangement restraining bipolar transistor type behavior, in order to stabilize saturation current and to provide a TFT that can improve reliability. The TFT includes a channel region facing a gate electrode through a gate insulating film, a source electrode connected to the channel region and a drain region connected to the channel region on the side opposite this source region are formed in a polycrystal semiconductor film that was patterned in island forms. In the channel region, a recombination center is formed for capturing a small number of carriers (holes) by introducing impurities, such as inert gases, metals, Group III elements, Group IV elements and Group V elements after a crystallization process is carried out on a semiconductor film 100.Type: GrantFiled: December 18, 2001Date of Patent: April 27, 2004Assignee: Seiko Epson CorporationInventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Patent number: 6714027Abstract: A device and automated method of calculating bulk states information and interface states information of a thin film transistor from a current-voltage measurement and a capacitance-voltage measurement comprising the steps of: calculating the flat band voltage from the input capacitance-voltage measurement; applying a general expression of Gauss's Law and the calculated flat band voltage to a capacitance voltage relationship which define capacitance so as to calculate a relationship between gate surface potential and gate/source voltage; applying Gauss's Law to the calculated relationship between gate surface potential and gate/source voltage to thereby calculate and ouput the interface states; calculating conductance/gate voltage data from the current-voltage measurement using the calculated flat band voltage; conducting an initialisation process using the calculated conductance/gate voltage data and the calculated relationship between gate surface potential and gate/source voltage, said initialisatType: GrantFiled: March 30, 2001Date of Patent: March 30, 2004Assignee: Seiko Epson CorporationInventors: Basil Lui, Piero Migliorato
-
Patent number: 6657269Abstract: A sensor cell comprises receiving means, which may be in the form of an electrode 10 coupled to the gate electrode of a thin film transistor T1. In one form of the invention a voltage supplied to the gate electrode of the transistor T1 via a switching transistor T7 is controlled in dependence upon the value of capacitance CA arising at the electrode from receipt of a sample for identification. Thus, the operation of transistor T1 can be used to identify the sample received by the electrode 10.Type: GrantFiled: December 20, 2001Date of Patent: December 2, 2003Assignee: Seiko Epson CorporationInventors: Piero Migliorato, Nathan Bavidge, Christopher Lowe
-
Patent number: 6621101Abstract: The present invention provides, in a TFT, a channel region facing a gate electrode through a gate insulating film, a source electrode connected to the channel region and a drain region connected to the channel region on the side opposite the source region that are formed in a polycrystal semiconductor film that was patterned in island forms. In the channel region, a recombination center is formed for capturing a small number of carriers (holes) by impurities, such as inert-gas, metals, Group III elements, Group IV elements and Group V elements, introduced to a predetermined region in this channel region, or by defects generated due to the introduction of these impurities. The present invention thus provides an arrangement restraining bipolar transistor type behavior to stabilize saturation current and to provide a TFT that can improve reliability.Type: GrantFiled: December 12, 2001Date of Patent: September 16, 2003Assignee: Seiko Epson CorporationInventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Patent number: 6580129Abstract: The present invention provides, in a TFT, a gate electrode and a channel domain that are plurally divided in the channel-length direction, a low-concentration domain that is formed between the divided channel domains, and a low-concentration drain domain that adjoins a second channel domain located closest to a drain domain side among the divided channel domains. Therefore, even if the impurity concentration is relatively high in the low-concentration domain located between the divided channel domains and a low-concentration drain domain, an abnormal increase of drain current in the saturated region can be prevented, and a TFT with a high drain current level can be obtained. Thus, the present invention provides a TFT and its manufacturing method where abnormal increase of drain current in the saturated region can be prevented and the drain current level in the saturated region is sufficiently high.Type: GrantFiled: December 13, 2001Date of Patent: June 17, 2003Assignee: Seiko Epson CorporationInventors: Basil Lui, Piero Migliorato, Ichio Yudasaka, Mitsutoshi Miyasaka
-
Patent number: 6580633Abstract: A semiconductor memory device comprising: an active layer in which are formed a transistor source, channel and drain; a gate for the transistor; a layer of ferroelectric material; and an electrode for applying a voltage to the ferroelectric material; the electrode being spaced apart from the gate, the layer of ferroelectric material having two stable states of internal polarization, and the arrangement being such that the two states of polarization have a detectable difference in effect upon the transfer characteristic of the transistor. The arrangement enables cross-talk between memory cells upon write to be avoided and can mitigate physical interface problems between the ferroelectric material and the active layer.Type: GrantFiled: September 27, 2001Date of Patent: June 17, 2003Assignee: Seiko Epson CorporationInventors: Satoshi Inoue, Ichio Yudasaka, Piero Migliorato
-
Publication number: 20030080337Abstract: The present invention provides a thin film transistor (TFT) and its production method which enable the stabilizing of saturation current and improving reliability by improving the film quality of the channel region. The TFT includes a channel region towering over a gate electrode through a gate insulation film, a source region connecting to the channel region and a drain region connecting to the channel region on an opposite side of the source region are formed on the polycrystal semiconductor film on which island-like patterning is performed. An indented section is formed on a surface of the channel region, and the section corresponding to the indented section becomes a recombination center which captures the small-number carrier (holes) because the degree of the crystallization is low in the section corresponding to the indented section due to shift from the optimum conditions at the time of laser annealing of the semiconductor.Type: ApplicationFiled: December 11, 2001Publication date: May 1, 2003Inventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Patent number: 6548316Abstract: A monolithic semiconductor device comprising a substrate, a layer of photoconductive material formed on the substrate, a transparent insulator formed on the photoconductive material and a layer of material which emits light when electrically stimulated, said layer of light emitting material being formed on the transparent insulator. The light emitting material is preferably an organic electro-luminescent material such as a polymer. Particular application of the device is in implementing an analog based neural network and by selection and arrangement of various components the device may also act as a display. A method of manufacturing the device is also disclosed.Type: GrantFiled: February 21, 2001Date of Patent: April 15, 2003Assignee: Seiko Epson CorporationInventors: Simon Tam, Piero Migliorato
-
Patent number: 6548356Abstract: A semiconductor transistor comprising a substrate having an active layer formed thereon, a source and a drain formed in the active layer, a gate insulating layer formed on the active layer and a gate electrode formed on the insulating layer, wherein the gate electrode is split, the active layer has a doped region located between the source and the drain and aligned with the split in the gate electrode, and the gate electrode is aligned with the drain so as not to overlap the drain. The transistor may be formed using a method comprising the steps of: providing a semiconductor layer in which the source and drain are to be formed; forming a gate insulating layer on the semiconductor layer; forming a split gate electrode on the gate insulating layer; and using the split gate electrode as a mask in the doping of a portion of the semiconductor layer between the source and the drain of the final transistor.Type: GrantFiled: December 13, 2001Date of Patent: April 15, 2003Assignee: Seiko Epson CorporationInventors: Basil Lui, Piero Migliorato, Ichio Yudasaka, Mitsutoshi Miyasaka
-
Publication number: 20030059989Abstract: The present invention provides a thin-film transistor (TFT) and its production method which enables an arrangement restraining bipolar transistor type behavior, in order to stabilize saturation current and to provide a TFT that can improve reliability. The TFT includes a channel region facing a gate electrode through a gate insulating film, a source electrode connected to the channel region and a drain region connected to the channel region on the side opposite this source region are formed in a polycrystal semiconductor film that was patterned in island forms. In the channel region, a recombination center is formed for capturing a small number of carriers (holes) by introducing impurities, such as inert gases, metals, Group III elements, Group IV elements and Group V elements after a crystallization process is carried out on a semiconductor film 100.Type: ApplicationFiled: December 18, 2001Publication date: March 27, 2003Inventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Publication number: 20030057424Abstract: The present invention provides, in a TFT, a channel region facing a gate electrode through a gate insulating film, a source electrode connected to the channel region and a drain region connected to the channel region on the side opposite the source region that are formed in a polycrystal semiconductor film that was patterned in island forms. In the channel region, a recombination center is formed for capturing a small number of carriers (holes) by impurities, such as inert-gas, metals, Group III elements, Group IV elements and Group V elements, introduced to a predetermined region in this channel region, or by defects generated due to the introduction of these impurities. The present invention thus provides an arrangement restraining bipolar transistor type behavior to stabilize saturation current and to provide a TFT that can improve reliability.Type: ApplicationFiled: December 12, 2001Publication date: March 27, 2003Inventors: Ichio Yudasaka, Mitsutoshi Miyasaka, Piero Migliorato
-
Patent number: 6528830Abstract: A semiconductor transistor comprising a substrate having an active layer formed thereon, a source and a drain formed in the active layer, a gate insulating layer formed on the active layer and a gate electrode formed on the insulating layer, wherein the active layer has at least one recombination center which is located between the source and the drain and which extends from the substrate side through the active layer for less than the full depth thereof. The transistor can be fabricated by depositing the recombination centers on the substrate prior to depositing the active layer or by other methods such as diffusing material from the substrate side into the active layer.Type: GrantFiled: December 13, 2001Date of Patent: March 4, 2003Assignee: Seiko Epson CorporationInventors: Basil Lui, Piero Migliorato
-
Publication number: 20020158248Abstract: The present invention provides, in a TFT, a gate electrode and a channel domain that are plurally divided in the channel-length direction, a low-concentration domain that is formed between the divided channel domains, and a low-concentration drain domain that adjoins a second channel domain located closest to a drain domain side among the divided channel domains. Therefore, even if the impurity concentration is relatively high in the low-concentration domain located between the divided channel domains and a low-concentration drain domain, an abnormal increase of drain current in the saturated region can be prevented, and a TFT with a high drain current level can be obtained. Thus, the present invention provides a TFT and its manufacturing method where abnormal increase of drain current in the saturated region can be prevented and the drain current level in the saturated region is sufficiently high.Type: ApplicationFiled: December 13, 2001Publication date: October 31, 2002Inventors: Basil Lui, Piero Migliorato, Ichio Yudasaka, Mitsutoshi Miyasaka
-
Publication number: 20020158269Abstract: A semiconductor transistor comprising a substrate (10) having an active layer (14) formed thereon, a source (32) and a drain (30,38) formed in the active layer, a gate insulating layer (16) formed on the active layer and a gate electrode (34) formed on the insulating layer, wherein the gate electrode is split, the active layer has a doped region (36) located between the source and the drain and aligned with the split in the gate electrode, and the gate electrode is aligned with the drain so as not to overlap the drain. The transistor may be formed using a method comprising the steps of: providing a semiconductor layer (14) in which the source (32) and drain (30, 38) are to be formed; forming a gate insulating layer (16) on the semiconductor layer; forming a split gate electrode (34) on the gate insulating layer, and using the split gate electrode as a mask in the doping of a portion (36) of the semiconductor layer between the source and the drain of the final transistor.Type: ApplicationFiled: December 13, 2001Publication date: October 31, 2002Inventors: Basil Lui, Piero Migliorato, Ichio Yudasaka, Mitsutoshi Miyasaka
-
Publication number: 20020117694Abstract: A sensor cell comprises receiving means, which may be in the form of an electrode 10 coupled to the gate electrode of a thin film transistor T1. In one form of the invention a voltage supplied to the gate electrode of the transistor T1 via a switching transistor T7 is controlled in dependence upon the value of capacitance CA arising at the electrode from receipt of a sample for identification. Thus, the operation of transistor T1 can be used to identify the sample received by the electrode 10.Type: ApplicationFiled: December 20, 2001Publication date: August 29, 2002Applicant: SEIKO EPSON CORPORATIONInventors: Piero Migliorato, Nathan Bavidge, Christopher Lowe