Patents by Inventor Pierre Le Roy
Pierre Le Roy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11321466Abstract: Techniques for providing data protection in an integrated circuit are provided. An example method according to these techniques includes determining that an unauthorized update has been made to software or firmware associated with the integrated circuit, and corrupting an anti-replay counter (ARC) value, maintained in a one-time programmable memory of the integrated circuit and used by the integrated circuit to protect contents of a non-volatile memory, responsive to determining that the unauthorized update has been made to the software or the firmware.Type: GrantFiled: March 7, 2019Date of Patent: May 3, 2022Assignee: QUALCOMM IncorporatedInventors: Vincent Pierre Le Roy, Baranidharan Muthukumaran, David Tamagno
-
Patent number: 11183830Abstract: In certain aspects of the disclosure, a system includes an isolation device coupled between a first circuit in a first power domain and a second circuit in a second power domain. The system also includes a second power source coupled to a power distribution network, wherein the power distribution network is configured to distribute power from a first power source to the second power domain. The system further includes a failure detector having an input coupled to a node on the power distribution network located upstream of the second power source, and an output coupled to the isolation device, wherein the failure detector is configured to sense a voltage at the node, to detect a power loss of the first power source based on the sensed voltage, and to enable the isolation device in response to detection of the power loss.Type: GrantFiled: February 5, 2020Date of Patent: November 23, 2021Assignee: QUALCOMM INCORPORATEDInventors: Michael Kevin Batenburg, Vincent Pierre Le Roy, Praveen Kumar Origanti
-
Patent number: 10678924Abstract: Various features relate to the providing Software-Resilient User Privacy within smartphones or other devices by storing and processing all pertinent values needed for user privacy—such as security keys and access attempt counters—in hardware, such as within a System-on-a-Chip (SoC) processor formed on an integrated circuit (IC). For example, an on-die ephemeral Volatile Memory (eVM) device may be employed for storing access attempt counters or other parameters used to control malicious attack countermeasures. In one example, the eVM employs static random-access memory (SRAM) formed on the die and exploits capacitive remanence to recover stored counter values even if power is disconnected, then reconnected. On-chip NVM may be used for permanent storage of other privacy values, such as a device-unique secret key that is generated locally on the device and not known to the chip vendor, the device Original Equipment Manufacturer (OEM)) or the owner/user of the device.Type: GrantFiled: August 10, 2016Date of Patent: June 9, 2020Assignee: Qualcomm IncorporatedInventors: Vincent Pierre Le Roy, Ivan McLean
-
Publication number: 20200176971Abstract: In certain aspects of the disclosure, a system includes an isolation device coupled between a first circuit in a first power domain and a second circuit in a second power domain. The system also includes a second power source coupled to a power distribution network, wherein the power distribution network is configured to distribute power from a first power source to the second power domain. The system further includes a failure detector having an input coupled to a node on the power distribution network located upstream of the second power source, and an output coupled to the isolation device, wherein the failure detector is configured to sense a voltage at the node, to detect a power loss of the first power source based on the sensed voltage, and to enable the isolation device in response to detection of the power loss.Type: ApplicationFiled: February 5, 2020Publication date: June 4, 2020Inventors: Michael Kevin BATENBURG, Vincent Pierre LE ROY, Praveen Kumar ORIGANTI
-
Patent number: 10601217Abstract: In certain aspects of the disclosure, a chip includes an isolation device, wherein the isolation device is configured to allow a signal to pass from a first circuit in a first power domain to a second circuit in a second power domain via a signal line that crosses between the first and second power domains when the isolation device is disabled, and to clamp a portion of the signal line in the second power domain to a logic state when the isolation device is enabled. The chip also includes a failure detector configured to detect an imminent power failure of at least one of the first power domain or the second power domain, and to enable the isolation device in response to detection of the imminent power failure.Type: GrantFiled: April 27, 2017Date of Patent: March 24, 2020Assignee: QUALCOMM IncorporatedInventors: Michael Kevin Batenburg, Vincent Pierre Le Roy, Praveen Kumar Origanti
-
Publication number: 20200082088Abstract: Various embodiments include methods and devices for implementing protection of data by preventing non-authorized firmware modification on a computing device. Embodiments may include measuring, by a software program, an image of a firmware update producing a measurement of the image of the firmware update, modifying a version identifier of a prior installed firmware producing a version identifier of the firmware update, applying a root key generation algorithm to the measurement of the image of the firmware update, the version identifier of the firmware update, and an enroll identity credential, generating an enroll encryption root key as an output of the root key generation algorithm, applying a seed key encryption algorithm to the enroll encryption root key and an enroll encryption seed key, and generating a sealed encryption seed key as an output of the seed key encryption algorithm.Type: ApplicationFiled: September 11, 2018Publication date: March 12, 2020Inventors: Baranidharan MUTHUKUMARAN, Ivan MCLEAN, Bollapragada V.J. MANOHAR, Vincent Pierre LE ROY, Ashish GROVER
-
Publication number: 20200004697Abstract: In an aspect, an apparatus defines a group of registers that includes at least one of a plurality of registers in an integrated circuit. Each of the plurality of registers in the integrated circuit may be constrained to one of a plurality of fixed groups of registers. The apparatus applies a first set of access control rules to the group of registers, the first set of access control rules configured to override any of a second set of access control rules applied to the one or more fixed groups of registers.Type: ApplicationFiled: June 29, 2018Publication date: January 2, 2020Inventors: Vincent Pierre LE ROY, Kevin Christopher GOTZE, David HARTLEY
-
Publication number: 20190334919Abstract: One feature pertains to a device that includes memory circuits having resource groups and access control circuitry. The access control circuitry establishes a tiered resource group access control scheme where security and access control properties of each resource group are managed by at least one of a hard governor execution environment or at least one soft governor execution environment. The access control circuitry also enforces access permissions of each resource group set by at least one of the hard governor execution environment or the at least one soft governor execution environment of each resource group.Type: ApplicationFiled: April 27, 2018Publication date: October 31, 2019Inventor: Vincent Pierre LE ROY
-
Publication number: 20190278914Abstract: Techniques for providing data protection in an integrated circuit are provided. An example method according to these techniques includes determining that an unauthorized update has been made to software or firmware associated with the integrated circuit, and corrupting an anti-replay counter (ARC) value, maintained in a one-time programmable memory of the integrated circuit and used by the integrated circuit to protect contents of a non-volatile memory, responsive to determining that the unauthorized update has been made to the software or the firmware.Type: ApplicationFiled: March 7, 2019Publication date: September 12, 2019Inventors: Vincent Pierre LE ROY, Baranidharan MUTHUKUMARAN, David TAMAGNO
-
Patent number: 10217498Abstract: Techniques for preventing tampering with programmable read-only memory of an integrated circuit are provided. A method according to these techniques includes performing a randomized read of data stored in the programmable read-only memory based on an input from an entropy source, writing the data to one or more registers of the integrated circuit, and initializing one or more components of the integrated circuit using the data stored in the one or more registers.Type: GrantFiled: September 12, 2016Date of Patent: February 26, 2019Assignee: QUALCOMM IncorporatedInventors: Vincent Pierre Le Roy, Bhadri Kubendran
-
Patent number: 10210116Abstract: In certain aspects of the disclosure, an apparatus includes first and second semaphore registers disposed in a first power domain. A common address bus is coupled to the first and second semaphore registers, and a semaphore lock is disposed in the first power domain and coupled to the first and second semaphore registers. The semaphore lock is controlled by the first and second semaphore registers, and controls whether a signal from a second power domain is permitted to propagate to the first power domain. The first and second semaphore registers may be associated with first and second register addresses, respectively, which are selected to provide a substantially maximized Hamming distance between them. The first and second semaphore registers may have a write order expectation enforced between them.Type: GrantFiled: April 27, 2017Date of Patent: February 19, 2019Assignee: QUALCOMM IncorporatedInventors: Michael Kevin Batenburg, Vincent Pierre Le Roy, Praveen Kumar Origanti
-
Patent number: 10126960Abstract: Techniques for providing data protection in an integrated circuit are provided. A method according to these techniques includes maintaining an anti-replay counter value in a volatile memory of the integrated circuit, the anti-replay counter value being associated with data stored in an off-chip, non-volatile memory in which the integrated circuit is configured to store the data, monitoring an external power source, and writing the anti-replay counter value to a programmable read-only memory of the integrated circuit responsive to a loss of power to the integrated circuit from the external power source.Type: GrantFiled: June 13, 2016Date of Patent: November 13, 2018Assignee: QUALCOMM IncorporatedInventors: Olivier Jean Benoit, Vincent Pierre Le Roy
-
Patent number: 10127405Abstract: Techniques for maintaining an anti-replay counter (ARC) for providing data protection in an integrated circuit are provided. A method according to these techniques includes determining a static baseline value based on an ARC value stored in a programmable read-only memory of the integrated circuit, determining the ARC value based on the static baseline value and a transient component, and storing the ARC value in a volatile memory of the integrated circuit.Type: GrantFiled: June 13, 2016Date of Patent: November 13, 2018Assignee: QUALCOMM IncorporatedInventors: Vincent Pierre Le Roy, Olivier Jean Benoit
-
Publication number: 20180316180Abstract: In certain aspects of the disclosure, a chip includes an isolation device, wherein the isolation device is configured to allow a signal to pass from a first circuit in a first power domain to a second circuit in a second power domain via a signal line that crosses between the first and second power domains when the isolation device is disabled, and to clamp a portion of the signal line in the second power domain to a logic state when the isolation device is enabled. The chip also includes a failure detector configured to detect an imminent power failure of at least one of the first power domain or the second power domain, and to enable the isolation device in response to detection of the imminent power failure.Type: ApplicationFiled: April 27, 2017Publication date: November 1, 2018Inventors: Michael Kevin Batenburg, Vincent Pierre Le Roy, Praveen Kumar Origanti
-
Publication number: 20180314659Abstract: In certain aspects of the disclosure, an apparatus includes first and second semaphore registers disposed in a first power domain. A common address bus is coupled to the first and second semaphore registers, and a semaphore lock is disposed in the first power domain and coupled to the first and second semaphore registers. The semaphore lock is controlled by the first and second semaphore registers, and controls whether a signal from a second power domain is permitted to propagate to the first power domain. The first and second semaphore registers may be associated with first and second register addresses, respectively, which are selected to provide a substantially maximized Hamming distance between them. The first and second semaphore registers may have a write order expectation enforced between them.Type: ApplicationFiled: April 27, 2017Publication date: November 1, 2018Inventors: Michael Kevin BATENBURG, Vincent Pierre LE ROY, Praveen Kumar ORIGANTI
-
Publication number: 20180075888Abstract: Techniques for preventing tampering with programmable read-only memory of an integrated circuit are provided. A method according to these techniques includes performing a randomized read of data stored in the programmable read-only memory based on an input from an entropy source, writing the data to one or more registers of the integrated circuit, and initializing one or more components of the integrated circuit using the data stored in the one or more registers.Type: ApplicationFiled: September 12, 2016Publication date: March 15, 2018Inventors: Vincent Pierre Le Roy, Bhadri Kubendran
-
Publication number: 20180046805Abstract: Various features relate to the providing Software-Resilient User Privacy within smartphones or other devices by storing and processing all pertinent values needed for user privacy—such as security keys and access attempt counters—in hardware, such as within a System-on-a-Chip (SoC) processor formed on an integrated circuit (IC). For example, an on-die ephemeral Volatile Memory (eVM) device may be employed for storing access attempt counters or other parameters used to control malicious attack countermeasures. In one example, the eVM employs static random-access memory (SRAM) formed on the die and exploits capacitive remanence to recover stored counter values even if power is disconnected, then reconnected. On-chip NVM may be used for permanent storage of other privacy values, such as a device-unique secret key that is generated locally on the device and not known to the chip vendor, the device Original Equipment Manufacturer (OEM)) or the owner/user of the device.Type: ApplicationFiled: August 10, 2016Publication date: February 15, 2018Inventors: Vincent Pierre Le Roy, Ivan McLean
-
Publication number: 20170329538Abstract: Techniques for providing data protection in an integrated circuit are provided. A method according to these techniques includes maintaining an anti-replay counter value in a volatile memory of the integrated circuit, the anti-replay counter value being associated with data stored in an off-chip, non-volatile memory in which the integrated circuit is configured to store the data, monitoring an external power source, and writing the anti-replay counter value to a programmable read-only memory of the integrated circuit responsive to a loss of power to the integrated circuit from the external power source.Type: ApplicationFiled: June 13, 2016Publication date: November 16, 2017Inventors: Olivier Jean BENOIT, Vincent Pierre Le Roy
-
Publication number: 20170329994Abstract: Techniques for maintaining an anti-replay counter (ARC) for providing data protection in an integrated circuit are provided. A method according to these techniques includes determining a static baseline value based on an ARC value stored in a programmable read-only memory of the integrated circuit, determining the ARC value based on the static baseline value and a transient component, and storing the ARC value in a volatile memory of the integrated circuit.Type: ApplicationFiled: June 13, 2016Publication date: November 16, 2017Inventors: Vincent Pierre Le Roy, Olivier Jean BENOIT
-
Patent number: 7553993Abstract: Process for the preparation of a compound of general formula (I): in which X represents a halogen atom, by reaction of para-trifluoromethylaniline of formula (II): with a dihalogen X2, the two compounds being introduced simultaneously into a polar aprotic solvent in a dihalogen/compound (II) molar ratio ranging from 1.9 to 2.5 and at a temperature ranging from 100 to 300° C.Type: GrantFiled: October 24, 2003Date of Patent: June 30, 2009Assignees: BASF Agro B.V., Wadenswil/AUInventors: Bernard Buathier, Pierre Le Roy