Patents by Inventor Ping-Chin Yeh
Ping-Chin Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11585854Abstract: Circuits and methods involve an integrated circuit (IC) device, a plurality of application-specific sub-circuits, and a plurality of instances of a measuring circuit. The application-specific sub-circuits are disposed within respective areas of the IC device. Each instance of the measuring circuit is associated with one of the application-specific sub-circuits and is disposed within a respective one of the areas of the device. Each instance of the measuring circuit further includes a ring oscillator and a register for storage of a value indicative of an interval of time. Each instance of the measuring circuit is configured to measure passage of the interval of time based on a first clock signal, count oscillations of an output signal of the ring oscillator during the interval of time, and output a value indicating a number of oscillations counted during the interval of time.Type: GrantFiled: August 22, 2018Date of Patent: February 21, 2023Assignee: XILINX, INC.Inventors: Da Cheng, Nui Chong, Amitava Majumdar, Ping-Chin Yeh, Cheang-Whang Chang
-
Patent number: 11114344Abstract: Integrated circuit (IC) dies and method for manufacturing the same are described herein that mitigate pattern loading effects during manufacture. In one example, the IC includes a die body having a first circuit block separated from an adjacent second circuit block by a buffer zone. The first and second circuit blocks have first and second transistors that are at least partially fabricated from a gate metal layer and disposed immediately adjacent the buffer zone. A dummy structure is formed in the buffer zone and is also at least partially fabricated from the gate metal layer. An amount of gate metal layer material in the dummy structure is selected to mitigate differences in the amount of gate metal layer material in regions of first and second circuit blocks that neighbor each other across the buffer zone.Type: GrantFiled: February 28, 2020Date of Patent: September 7, 2021Assignee: XILINX, INC.Inventors: Hui-Wen Lin, Nui Chong, Myongseob Kim, Henley Liu, Ping-Chin Yeh, Cheang-whang Chang
-
Patent number: 11107696Abstract: Examples described herein provide for methods for semiconductor processing for forming source/drain regions of transistors. An example is a method for semiconductor processing. An etch stop liner is formed in a semiconductor substrate. Forming the etch stop liner includes implanting etch selectivity dopants into the semiconductor substrate. The etch selectivity dopants form at least part of the etch stop liner. A source/drain cavity is formed in the semiconductor substrate. Forming the source/drain cavity includes etching the etch stop liner. Etching the etch stop liner selectively etches the etch stop liner relative to a material of the semiconductor substrate. A source/drain region is epitaxially grown in the source/drain cavity.Type: GrantFiled: October 29, 2019Date of Patent: August 31, 2021Assignee: XILINX, INC.Inventors: Li-Wen Chang, Ping-Chin Yeh
-
Patent number: 10379155Abstract: In an example implementation, an integrated circuit (IC) includes: a plurality of transistors disposed in a plurality of locations on a die of the IC; conductors coupled to terminals of each of the plurality of transistors; a digital-to-analog converter (DAC), coupled to the conductors, to drive voltage signals to the plurality of transistors in response to a digital input; and an analog-to-digital converter (ADC), coupled to at least a portion of the conductors, to generate samples in response to current signals induced in the plurality of transistors in response to the voltage signals, the samples being indicative of at least one electrostatic characteristic for the plurality of transistors.Type: GrantFiled: October 2, 2014Date of Patent: August 13, 2019Assignee: XILINX, INC.Inventors: Ping-Chin Yeh, John K. Jennings, Rhesa Nathanael, Nui Chong, Cheang-Whang Chang, Daniel Y Chung
-
Patent number: 10103139Abstract: An integrated circuit structure includes: a semiconductor substrate; a shallow trench isolation (STI) region in the semiconductor substrate; one or more active devices formed on the semiconductor substrate; and a resistor array having a plurality of resistors disposed above the STI region; wherein the resistor array comprises a portion of one or more interconnect contact layers that are for interconnection to the one or more active devices.Type: GrantFiled: July 7, 2015Date of Patent: October 16, 2018Assignee: XILINX, INC.Inventors: Nui Chong, Jae-Gyung Ahn, Ping-Chin Yeh, Cheang-Whang Chang
-
Publication number: 20170012041Abstract: An integrated circuit structure includes: a semiconductor substrate; a shallow trench isolation (STI) region in the semiconductor substrate; one or more active devices formed on the semiconductor substrate; and a resistor array having a plurality of resistors disposed above the STI region; wherein the resistor array comprises a portion of one or more interconnect contact layers that are for interconnection to the one or more active devices.Type: ApplicationFiled: July 7, 2015Publication date: January 12, 2017Applicant: XILINX, INC.Inventors: Nui Chong, Jae-Gyung Ahn, Ping-Chin Yeh, Cheang-Whang Chang
-
Publication number: 20160097805Abstract: In an example implementation, an integrated circuit (IC) includes: a plurality of transistors disposed in a plurality of locations on a die of the IC; conductors coupled to terminals of each of the plurality of transistors; a digital-to-analog converter (DAC), coupled to the conductors, to drive voltage signals to the plurality of transistors in response to a digital input; and an analog-to-digital converter (ADC), coupled to at least a portion of the conductors, to generate samples in response to current signals induced in the plurality of transistors in response to the voltage signals, the samples being indicative of at least one electrostatic characteristic for the plurality of transistors.Type: ApplicationFiled: October 2, 2014Publication date: April 7, 2016Applicant: Xilinx, Inc.Inventors: Ping-Chin Yeh, John K. Jennings, Rhesa Nathanael, Nui Chong, Cheang-Whang Chang, Daniel Y. Chung
-
Patent number: 8350253Abstract: An integrated circuit (“IC”) fabricated on a semiconductor substrate has an active gate structure formed over a channel region in the semiconductor substrate. A dummy gate structure is formed on a dielectric isolation structure. The dummy gate structure and the active gate structure have the same width. A sidewall spacer on the dummy gate structure overlies a semiconductor portion between a strain-inducing insert and the dielectric isolation structure.Type: GrantFiled: January 29, 2010Date of Patent: January 8, 2013Assignee: Xilinx, Inc.Inventors: Bei Zhu, Hong-Tze Pan, Bang-Thu Nguyen, Qi Lin, Zhiyuan Wu, Ping-Chin Yeh, Jae-Gyung Ahn, Yun Wu
-
Patent number: 8329568Abstract: In one embodiment of the present invention, a field effect transistor device is provided. The field effect transistor device comprises an active area, including a first semiconductor material of a first conductivity type. A channel region is included within the active area. A gate region overlays the channel region, and the first source/drain region and the second source/drain region are embedded in the active area and spaced from each other by the channel region. The first source/drain region and the second source/drain region each include a second semiconductor material of a second conductivity type opposite of the first conductivity type. A well-tap region is embedded in the active area and spaced from the first source/drain region by the channel region and the second source/drain region. The well-tap region includes the second semiconductor material of the first conductivity type. The first source/drain region and the second source/drain region and the well-tap region are epitaxial deposits.Type: GrantFiled: May 3, 2010Date of Patent: December 11, 2012Assignee: Xilinx, Inc.Inventors: Jae-Gyung Ahn, Myongseob Kim, Ping-Chin Yeh, Zhiyuan Wu, John Cooksey
-
Patent number: 7211473Abstract: A method for forming an integrated circuit with a semiconductor substrate is provided. A gate dielectric is formed on the semiconductor substrate, and a gate is formed on the gate dielectric. Source/drain junctions are formed in the semiconductor substrate adjacent the gate. A facet is formed in at least one of the source/drain junctions of the integrated circuit.Type: GrantFiled: January 12, 2004Date of Patent: May 1, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, William George En, Ping-Chin Yeh
-
Patent number: 6583016Abstract: Semiconductor devices with improved transistor performance are fabricated by ion-implanting a dopant into the oxide liner to prevent or substantially reduce dopant out-diffusion from the shallow source/drain extensions. Embodiments include ion implanting a P-type dopant, such as B or BF2, using the gate electrode as a mask, to form shallow source/drain extensions, depositing a conformal oxide liner, and ion implanting the P-type impurity into the oxide liner at substantially the same dopant concentration as in the shallow source/drain extensions. Subsequent processing includes depositing a spacer layer, etching to form sidewall spacers, ion implanting to form deep moderate or heavy source/drain implants and activation annealing.Type: GrantFiled: March 26, 2002Date of Patent: June 24, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Andy C. Wei, Mark B. Fuselier, Ping-Chin Yeh