Patents by Inventor Po-Chiun Huang
Po-Chiun Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200215538Abstract: A self-driven microfluidic chip for rapid influenza A detection is provided. The chip includes: a substrate, a hydrophobic layer, a hydrophilic film layer, and a channel structure layer laminated sequentially. The structure of the channel structure layer includes a plurality of channels, a plurality of valves and reaction chambers in the channels, and a plurality of openings, wherein the hydrophilic film layer includes a pattern corresponding to the structure of the channel structure layer, and forms a disconnected area corresponding to the location of the valves to make the valves hydrophobic; the channel structure layer is formed of a flexible material, and heights of the valves are higher than those of the channels in a thickness direction of the channel structure layer in order to control liquid flow by pressing the valves.Type: ApplicationFiled: April 25, 2019Publication date: July 9, 2020Inventors: GWO-BIN LEE, YU-DONG MA, HSI-PIN MA, PO-CHIUN HUANG, KUANG-HSIEN LI, YI-HONG CHEN, YUNG-MAO LEE
-
Patent number: 8963761Abstract: A predictive successive approximation register analog-to-digital conversion device and method are provided. A difference between two input signals of a comparator is detected according to a threshold less than or equal to ½ of a voltage increment represented by one least significant bit (LSB). When a difference between a first analog signal and a second analog signal is less than a threshold, a detection circuit enables a bit in a digital signal corresponding to a comparison cycle to which the difference belongs to be forcedly decided to be a first value and predicts values of the remaining bits.Type: GrantFiled: July 30, 2013Date of Patent: February 24, 2015Assignee: Realtek Semiconductor Corp.Inventors: Jen-Huan Tsai, Po-Chiun Huang, Shih-Hsiun Huang
-
Patent number: 8896478Abstract: A successive approximation analog-to-digital converter (SAR ADC) includes a capacitor array and a comparator. The capacitor array has M capacitors which are arranged to perform capacitor switching operations sequentially, wherein a sum of capacitance values of the M capacitors is equal to (2N?1) unit capacitors, M>N, and M and N are both positive integers. The comparator is arranged for comparing an output of the capacitor array and an analog input sequentially.Type: GrantFiled: August 5, 2013Date of Patent: November 25, 2014Assignee: Realtek Semiconductor Corp.Inventors: Jen-Huan Tsai, Po-Chiun Huang
-
Patent number: 8866653Abstract: A successive approximation (SAR) analog-to-digital converter for generating a digital signal of N bits is provided. The converter includes a capacitive digital-to-analog conversion circuit including an (N?1)-th conversion unit to a first conversion unit. Each of the first conversion unit to the (N?2)-th conversion unit includes a capacitor. The (N?1)-th conversion unit comprises a number of sub-capacitors. Each of the sub-capacitors of the (N?1)-th conversion unit has substantially the same capacitance with corresponding capacitor of the first conversion unit to the (N?2)-th conversion unit. During the conversion process, the SAR control circuit, after generating the value of the most significant bit (MSB) of the digital signal, generates the value of the next bit by controlling the (N?1)-th conversion unit. Then, the SAR control circuit repeatedly uses at least one of the sub-capacitors of the (N?1)-th conversion unit to generate the value of other bits to perform self linear compensation.Type: GrantFiled: September 18, 2013Date of Patent: October 21, 2014Assignee: Realtek Semiconductor Corp.Inventors: Jen-Huan Tsai, Po-Chiun Huang, Shawn Min
-
Publication number: 20140085118Abstract: A successive approximation (SAR) analog-to-digital converter for generating a digital signal of N bits is provided. The converter includes a capacitive digital-to-analog conversion circuit including an (N?1)-th conversion unit to a first conversion unit. Each of the first conversion unit to the (N?2)-th conversion unit includes a capacitor. The (N?1)-th conversion unit comprises a number of sub-capacitors. Each of the sub-capacitors of the (N?1)-th conversion unit has substantially the same capacitance with corresponding capacitor of the first conversion unit to the (N?2)-th conversion unit. During the conversion process, the SAR control circuit, after generating the value of the most significant bit (MSB) of the digital signal, generates the value of the next bit by controlling the (N?1)-th conversion unit. Then, the SAR control circuit repeatedly uses at least one of the sub-capacitors of the (N?1)-th conversion unit to generate the value of other bits to perform self linear compensation.Type: ApplicationFiled: September 18, 2013Publication date: March 27, 2014Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Jen-Huan Tsai, Po-Chiun Huang, Shawn Min
-
Publication number: 20140035771Abstract: A predictive successive approximation register analog-to-digital conversion device and method are provided. A difference between two input signals of a comparator is detected according to a threshold less than or equal to 1/2 of a voltage increment represented by one least significant bit (LSB). When a difference between a first analog signal and a second analog signal is less than a threshold, a detection circuit enables a bit in a digital signal corresponding to a comparison cycle to which the difference belongs to be forcedly decided to be a first value and predicts values of the remaining bits.Type: ApplicationFiled: July 30, 2013Publication date: February 6, 2014Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: JEN-HUAN TSAI, PO-CHIUN HUANG, SHIH-HSIUN HUANG
-
Publication number: 20140035772Abstract: A successive approximation analog-to-digital converter (SAR ADC) includes a capacitor array and a comparator. The capacitor array has M capacitors which are arranged to perform capacitor switching operations sequentially, wherein a sum of capacitance values of the M capacitors is equal to (2N?1) unit capacitors, M>N, and M and N are both positive integers. The comparator is arranged for comparing an output of the capacitor array and an analog input sequentially.Type: ApplicationFiled: August 5, 2013Publication date: February 6, 2014Applicant: Realtek Semiconductor Corp.Inventors: Jen-Huan Tsai, Po-Chiun Huang
-
Patent number: 8633767Abstract: An amplifier circuit includes an amplifier and a noise suppression block. The amplifier is arranged for receiving an input signal at an input port and generating an output signal at an output port according to the input signal. The noise suppression block is coupled between the input port and the output port of the amplifier, and arranged for receiving the input signal and the output signal and applying noise suppression to the output signal generated from the amplifier according to the received input signal and the received output signal.Type: GrantFiled: August 29, 2011Date of Patent: January 21, 2014Assignees: Mediatek Inc., National Tsing Hua UniversityInventors: Chin-Fu Li, Guan-Hong Ke, Shih-Chieh Chou, Po-Chiun Huang
-
Publication number: 20130049866Abstract: An amplifier circuit includes an amplifier and a noise suppression block. The amplifier is arranged for receiving an input signal at an input port and generating an output signal at an output port according to the input signal. The noise suppression block is coupled between the input port and the output port of the amplifier, and arranged for receiving the input signal and the output signal and applying noise suppression to the output signal generated from the amplifier according to the received input signal and the received output signal.Type: ApplicationFiled: August 29, 2011Publication date: February 28, 2013Inventors: Chin-Fu Li, Guan-Hong Ke, Shih-Chieh Chou, Po-Chiun Huang
-
Publication number: 20130051496Abstract: A single-phase down-converter includes a mixer and a local oscillator (LO) signal generator. The mixer is arranged to generate a mixer output signal by mixing a radio frequency (RF) signal and an LO signal. The LO signal generator is coupled to the mixer, and arranged to generate the LO signal with a frequency shifted from an RF carrier frequency by a specific intermediate frequency, wherein when image interference exists, the specific intermediate frequency makes the image interference translated to guard band(s) of channel(s).Type: ApplicationFiled: August 29, 2011Publication date: February 28, 2013Inventors: Chin-Fu LI, Guan-Hong KE, Po-Min WANG, Po-Chiun HUANG
-
Patent number: 7923979Abstract: A control system for dynamically adjusting an output voltage of a voltage converter includes a signal calculation circuit, a pulse width modulator, a voltage converter, a nonlinear calibration circuit and a signal converter. The signal calculation circuit, the pulse width modulator, the voltage converter and the signal converter form a long-tail loop. The signal calculation circuit simultaneously receives a target value and a detection value from the signal converter to generate an error value for adjusting the output of the pulse width modulator. The voltage converter and the nonlinear calibration circuit form a local pulse-squashing loop. Pulse widths of an input signal to the voltage converter can be timely and effectively calibrated and controlled, thereby decreasing power consumption of the voltage converter and providing an effective protective mechanism.Type: GrantFiled: October 24, 2007Date of Patent: April 12, 2011Assignee: National Tsing Hua UniversityInventors: Po Chiun Huang, Chun Yen Tseng
-
Publication number: 20080224683Abstract: A control system for dynamically adjusting an output voltage of a voltage converter includes a signal calculation circuit, a pulse width modulator, a voltage converter, a nonlinear calibration circuit and a signal converter. The signal calculation circuit, the pulse width modulator, the voltage converter and the signal converter form a long-tail loop. The signal calculation circuit simultaneously receives a target value and a detection value from the signal converter to generate an error value for adjusting the output of the pulse width modulator. The voltage converter and the nonlinear calibration circuit form a local pulse-squashing loop. Pulse widths of an input signal to the voltage converter can be timely and effectively calibrated and controlled, thereby decreasing power consumption of the voltage converter and providing an effective protective mechanism.Type: ApplicationFiled: October 24, 2007Publication date: September 18, 2008Applicant: National Tsing Hua UniversityInventors: Po Chiun Huang, Chun Yen Tseng
-
Patent number: 7142138Abstract: The present invention discloses an on-line calibration method, which utilizes two calibration algorithms running in the background without interrupting the normal operation of the analog signal process. The method includes performing a residue amplifier gain error calibration and performing a DAC non-linearity calibration. The residue amplifier gain error calibration can reduce the gain error of the residue amplifier for a missing code or a missing decision level phenomenon. The DAC non-linearity calibration can relax the matching requirement of passive components in current semiconductor processes. The present invention discloses a two-step ADC (Analog-to-Digital Converter), which includes a first signal processing unit, a second signal processing unit, a programmable gain control unit and a programmable reference voltage generator, performing the on-line calibration method.Type: GrantFiled: August 12, 2005Date of Patent: November 28, 2006Assignee: National Tsing Hua UniversityInventors: Chieh-Hung Chen, Yi-Chung Chen, Po-Chiun Huang
-
Publication number: 20060208933Abstract: The present invention discloses an on-line calibration method, which utilizes two calibration algorithms running in the background without interrupting the normal operation of the analog signal process. The method includes performing a residue amplifier gain error calibration and performing a DAC non-linearity calibration. The residue amplifier gain error calibration can reduce the gain error of the residue amplifier for a missing code or a missing decision level phenomenon. The DAC non-linearity calibration can relax the matching requirement of passive components in current semiconductor processes. The present invention discloses a two-step ADC (Analog-to-Digital Converter), which includes a first signal processing unit, a second signal processing unit, a programmable gain control unit and a programmable reference voltage generator, performing the on-line calibration method.Type: ApplicationFiled: August 12, 2005Publication date: September 21, 2006Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Chieh-Hung Chen, Yi-Chung Chen, Po-Chiun Huang
-
Publication number: 20060109893Abstract: A transceiver includes a transmitter, a receiver, and an electrical feedback line. The transmitter has a quadrature-modulator and is configurable to compensate inphase/quadrature phase imbalances produced by hardware of the transmitter. The quadrature-modulator is configured to quadrature-modulate a carrier wave. The receiver has a quadrature-demodulator and is configurable to compensate for inphase/quadrature phase imbalances produced by hardware in the receiver. The quadrature-demodulator is configured to demodulate a quadrature-demodulated carrier. The electrical feedback line connects an output of the transmitter to an input of the receiver.Type: ApplicationFiled: November 24, 2004Publication date: May 25, 2006Inventors: Hsin-Hung Chen, Jiunn-Tsair Chen, Young-Kai Chen, Po-Chiun Huang, Kun-Yii Tu
-
Patent number: 6853323Abstract: A digital-to-analog converter (DAC) for use in high-speed wireless communications. The DAC of the invention comprises a plurality of current steering cells to bi-directionally provide a differential current output. When the DAC sets the differential current output to zero for example, each of the current steering cells establishes dummy branches between a pair of current sources and thereby prevents the current sources from floating. This in turn enables the DAC to operate with a higher update rate.Type: GrantFiled: May 4, 2004Date of Patent: February 8, 2005Assignee: Integrated Programmable Communications, Inc.Inventors: Yi-Huei Chen, Po-Chiun Huang, Chieh-Hung Chen
-
Patent number: 6717474Abstract: A differential to single-ended converter, which is composed of a transconductance amplifier, a current mirror and buffer circuit and a transimpedance stage, is disclosed. A differential voltage signal is provided to the inputs of the transconductance amplifier and converted to a differential current signal. The current mirror and buffer circuit serves as a differential to single-ended current conveyer and isolates the transconductance stage and the following transimpedance stage. Finally, the single-ended current signal is provided to the input of the transimpedance stage and converted to a single-ended current signal.Type: GrantFiled: April 2, 2002Date of Patent: April 6, 2004Assignee: Integrated Programmable Communications, Inc.Inventors: Yi-Huei Chen, Po-Chiun Huang
-
Publication number: 20030141935Abstract: A differential to single-ended converter, which is composed of a transconductance amplifier, a current mirror and buffer circuit and a transimpedance stage, is disclosed. A differential voltage signal is provided to the inputs of the transconductance amplifier and converted to a differential current signal. The current mirror and buffer circuit serves as a differential to single-ended current conveyer and isolates the transconductance stage and the following transimpedance stage. Finally, the single-ended current signal is provided to the input of the transimpedance stage and converted to a single-ended current signal.Type: ApplicationFiled: April 2, 2002Publication date: July 31, 2003Inventors: Yi-Huei Chen, Po-Chiun Huang
-
Patent number: 5917351Abstract: A relay-race FLL/PLL high-speed timing acquisition device according to the invention comprises a transition detector, a voltage controlled oscillator, a loop filter of PLL, a first lowpass filter, a 90.degree. phase shifter, a second lowpass filter, and a plurality of multipliers. In addition, this relay-race FLL/PLL high-speed timing acquisition device is characterized by further comprising a frequency delimiter which includes a highpass filter coupled to a first circuit, a second circuit coupled to the highpass filter, a third lowpass filter coupled to the second circuit, a Schmitt inverter coupled to the third lowpass filter, and a switch member coupled to the Schmitt inverter. The relay-race FLL/PLL high-speed timing acquisition device can obtain stable and high speed timing acquisition by means of the frequency delimiter.Type: GrantFiled: August 21, 1997Date of Patent: June 29, 1999Assignee: National Science CouncilInventors: Muh-Tian Shiue, Chorng-Kuang Wang, Kuang-Hu Huang, Po-Chiun Huang
-
Patent number: 5581212Abstract: A fully differential, wide-band transconductance-transimpedance amplifier with a tuneable gain is disclosed. The amplifier includes a transconductance stage for generating a current signal from an inputted voltage signal. The amplifier also has a current gain stage for amplifying the current signal generated by the transconductance stage. Additionally, the amplifier includes a transimpedance stage for generating an output voltage signal from the amplified current signal generated in the current gain stage.Type: GrantFiled: March 13, 1995Date of Patent: December 3, 1996Assignee: Industrial Technology Research InstituteInventors: Po-Chiun Huang, Chorng-Kuang Wang, Wen-Chi Wu, Yuh-Diahn Wang