Patents by Inventor Powell L. Calder

Powell L. Calder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4783739
    Abstract: An input/output command processor provides a sophisticated communication link between a central processor and peripheral digital apparatus. The command processor receives commands from the central processor, interprets them and transmits them to the peripheral digital apparatus. The command processor is comprised of a store/fetch circuit for directly accessing the memory of the central processor; a fetch and buffer circuit for causing a fetch and for temporarily storing the results of the fetch (commands) in a buffer register file; an interpret controller for interpreting the commands and routing them to the cognizant peripheral apparatus, according to their function.
    Type: Grant
    Filed: January 19, 1983
    Date of Patent: November 8, 1988
    Assignee: Geophysical Service Inc.
    Inventor: Powell L. Calder
  • Patent number: 4549263
    Abstract: A device interface controller provides a sophisticated communication link between a central processor and peripheral digital apparatus. The device interface controller provides simultaneous read and write operations with the peripheral digital apparatus. The device interface controller communicates with the peripheral digital apparatus, providing data to that apparatus and receiving data from that apparatus, as well as commanding the apparatus to perform functions peculiar to the selected device.
    Type: Grant
    Filed: December 7, 1984
    Date of Patent: October 22, 1985
    Assignee: Texas Instruments Incorporated
    Inventor: Powell L. Calder
  • Patent number: 4333143
    Abstract: An input process sequence controller provides a sophisticated communication processing link between a central processor and peripheral digital apparatus. Data is transmitted from the peripheral digital apparatus to the process sequence controller whose function is to process that incoming data as commanded, to relieve the central processor of that task. The process sequence controller has a processor unit, controlled by a Read-only Memory for performing certain functions on the incoming data. The incoming data is received by one portion of a first swapping buffer while a second portion transmits previously received data to the processor unit. When the second portion is emptied, it begins receiving data while the first portion transmits data. A first portion of a second swapping buffer receives processed data from the processor unit while a second portion transmits processed data to the central processor.
    Type: Grant
    Filed: November 19, 1979
    Date of Patent: June 1, 1982
    Assignee: Texas Instruments
    Inventor: Powell L. Calder