Patents by Inventor Prasad Venkatraman
Prasad Venkatraman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9773895Abstract: A half-bridge circuit can include a high-side HEMT, a high-side switch transistor, a low-side HEMT, and a low-side switch transistor. The die substrates of the HEMTs can be coupled to the sources of their corresponding switch transistors. In another aspect, a packaged electronic device for a half-bridge circuit can have a design that can use shorter connectors that help to reduce parasitic inductance and resistance. In a further aspect, a packaged electronic device for a half-bridge circuit can include more than one connection along the bottom of the package allows less lead connections along the periphery of the packaged electronic device and can allow for a smaller package.Type: GrantFiled: April 20, 2016Date of Patent: September 26, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Peter Moens, Mihir Mudholkar, Joe Fulton, Philip Celaya, Stephen St. Germain, Chun-Li Liu, Jason McDonald, Alexander Young, Ali Salih
-
Patent number: 9748224Abstract: In one embodiment, a group III-V transistor structure includes a heterostructure disposed on a semiconductor substrate. A first current carrying electrode and a second current carrying electrode are disposed adjacent a major surface of the heterostructure and a control electrode is disposed between the first and second current carrying electrode. A clamping device is integrated with the group III-V transistor structure and is electrically connected to the first current carrying electrode a third electrode to provide a secondary current path during, for example, an electrical stress event.Type: GrantFiled: September 14, 2015Date of Patent: August 29, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Zia Hossain, Chun-Li Liu, Jason McDonald, Ali Salih, Alexander Young
-
Patent number: 9741711Abstract: In one embodiment, a cascode rectifier structure includes a group III-V semiconductor structure includes a heterostructure disposed on a semiconductor substrate. A first current carrying electrode and a second current carrying electrode are disposed adjacent a major surface of the heterostructure and a control electrode is disposed between the first and second current carrying electrode. A rectifier device is integrated with the group III-V semiconductor structure and is electrically connected to the first current carrying electrode and to a third electrode. The control electrode is further electrically connected to the semiconductor substrate and the second current path is generally perpendicular to a primary current path between the first and second current carrying electrodes.Type: GrantFiled: September 14, 2015Date of Patent: August 22, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Zia Hossain, Chun-Li Liu, Woochul Jeon, Jason McDonald
-
Patent number: 9735095Abstract: In accordance with an embodiment, a semiconductor component includes a support having first and second device receiving structures. A semiconductor device configured from a III-N semiconductor material is coupled to the support, wherein the semiconductor device has opposing surfaces. A first bond pad extends from a first portion of the first surface, a second bond pad extends from a second portion of the first surface, and a third bond pad extends from a third portion of the first surface. The first bond pad is coupled to the first device receiving portion, the drain bond pad is coupled to the second device receiving portion, and the third bond pad is coupled to the third lead. In accordance with another embodiment, a method includes coupling a semiconductor chip comprising a III-N semiconductor substrate material to a support.Type: GrantFiled: July 7, 2016Date of Patent: August 15, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Chun-Li Liu
-
Publication number: 20170194486Abstract: Embodiments include a method and structure to that provide a clamping structure in an integrated semiconductor device. In accordance with an embodiment, the method includes forming trenches in a semiconductor material and forming a shield electrode in a portion of at least one of the trenches. A clamping structure is formed adjacent to a trench. The clamping structure has an electrode that may be electrically connected to a source region of the integrated semiconductor device. In accordance with another embodiment, an impedance element is formed in a trench.Type: ApplicationFiled: July 13, 2016Publication date: July 6, 2017Applicant: Semiconductor Components Industries, LLCInventors: Prasad Venkatraman, Balaji Padmanabhan
-
Patent number: 9660062Abstract: An electronic device can include a bidirectional HEMT. In an aspect, a packaged electronic device can include the bidirectional HEMT can be part of a die having a die substrate connection that is configured to be at a fixed voltage, electrically connected to drain/source or source/drain depending on current flow through the bidirectional HEMT, or electrically float. In another aspect, the electronic device can include Kelvin connections on both the drain/source and source/drain side of the circuit. In a further embodiment, a circuit can include the bidirectional HEMT, switch transistors, and diodes with breakdown voltages to limit voltage swings at the drain/source and source/drain of the switch transistors.Type: GrantFiled: April 20, 2016Date of Patent: May 23, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Chun-Li Liu, Peter Moens
-
Patent number: 9653387Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure, a second device receiving structure, a first lead, a second lead, and a third lead. A first semiconductor chip is coupled to the first device receiving structure and a second semiconductor chip is coupled to the first semiconductor chip and the second device receiving structure. The first semiconductor chip is configured from a silicon semiconductor material and has a gate bond pad, a source bond pad, and a drain bond pad, and the second semiconductor chip is configured from a gallium nitride semiconductor chip and has a gate bond pad, a source bond pad, and a drain bond pad. In accordance with another embodiment, a method for manufacturing a semiconductor component includes coupling a first semiconductor chip to a support and coupling a second semiconductor chip to the support.Type: GrantFiled: July 7, 2016Date of Patent: May 16, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih
-
Patent number: 9620443Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure, a second device receiving structure, a first lead and a second lead. A first semiconductor chip is coupled to the first device receiving structure and a second semiconductor chip is coupled to the first semiconductor chip and the second device receiving structure. The first semiconductor chip is configured from a silicon semiconductor material and has a gate bond pad, a source bond pad, and a drain bond pad, and the second semiconductor chip is configured from a gallium nitride semiconductor chip and has a gate bond pad, a source bond pad, and a drain bond pad. In accordance with another embodiment, a method for manufacturing a semiconductor component includes coupling a first semiconductor chip to a support and coupling a second semiconductor chip to the support.Type: GrantFiled: July 13, 2016Date of Patent: April 11, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Chun-Li Liu, Phillip Celaya
-
Publication number: 20170025340Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure, a second device receiving structure, a first lead and a second lead. A first semiconductor chip is coupled to the first device receiving structure and a second semiconductor chip is coupled to the first semiconductor chip and the second device receiving structure. The first semiconductor chip is configured from a silicon semiconductor material and has a gate bond pad, a source bond pad, and a drain bond pad, and the second semiconductor chip is configured from a gallium nitride semiconductor chip and has a gate bond pad, a source bond pad, and a drain bond pad. In accordance with another embodiment, a method for manufacturing a semiconductor component includes coupling a first semiconductor chip to a support and coupling a second semiconductor chip to the support.Type: ApplicationFiled: July 13, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Chun-Li Liu, Phillip Celaya
-
Publication number: 20170025404Abstract: In accordance with an embodiment, a cascode connected semiconductor component and a method for manufacturing the cascode connected semiconductor component are provided. The cascode connected semiconductor component has a pair of silicon based transistors, each having a body region, a gate region over the body region, a source region and a drain. The source regions of a first and second silicon based transistor are electrically connected together and the drain regions of the first and second silicon based transistors are electrically connected together. The gate region of the second silicon based transistor is connected to the drain regions of the first and second silicon based transistors. The body region of the second silicon based transistor has a dopant concentration that is greater than the dopant concentration of the first silicon based transistor. A gallium nitride based transistor has a source region coupled to the first and second silicon based transistor.Type: ApplicationFiled: July 13, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman
-
Publication number: 20170025337Abstract: In accordance with an embodiment, a semiconductor component includes a support and a plurality of leads. An insulated metal substrate having a first portion and a second portion bonded to the support. A semiconductor chip comprising a III-N semiconductor material is bonded to the first portion of the insulated metal substrate and a first electrical interconnect is coupled between a drain bond pad the first portion of the insulated metal substrate. A second semiconductor chip is bonded to the first electrical interconnect. A second electrical interconnect coupled between a lead of the plurality of leads and the second semiconductor chip. In accordance with another embodiment, a method of manufacturing a semiconductor component includes coupling a first semiconductor chip to a first electrically conductive layer and coupling a second semiconductor chip to a second electrically conductive layer.Type: ApplicationFiled: July 7, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Ali Salih, Prasad Venkatraman
-
Publication number: 20170025338Abstract: In accordance with an embodiment, a semiconductor component includes a support having first and second device receiving structures. A semiconductor device configured from a III-N semiconductor material is coupled to the support, wherein the semiconductor device has opposing surfaces. A first bond pad extends from a first portion of the first surface, a second bond pad extends from a second portion of the first surface, and a third bond pad extends from a third portion of the first surface. The first bond pad is coupled to the first device receiving portion, the drain bond pad is coupled to the second device receiving portion, and the third bond pad is coupled to the third lead. In accordance with another embodiment, a method includes coupling a semiconductor chip comprising a III-N semiconductor substrate material to a support.Type: ApplicationFiled: July 7, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Chun-Li Liu
-
Publication number: 20170025327Abstract: In accordance with an embodiment, a semiconductor component includes a support having first and second device receiving structures. A semiconductor device configured from a III-N semiconductor material is coupled to the support, wherein the semiconductor device has opposing surfaces. A first bond pad extends from a first portion of the first surface, a second bond pad extends from a second portion of the first surface, and a third bond pad extends from a third portion of the first surface. The first bond pad is coupled to the first device receiving portion, the drain bond pad is coupled to the second device receiving portion, and the third bond pad is coupled to the third lead. In accordance with another embodiment, a method includes coupling a semiconductor chip comprising a III-N semiconductor substrate material to a support.Type: ApplicationFiled: July 8, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Ali Salih, Prasad Venkatraman, Chun-Li Liu
-
Publication number: 20170025333Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure, a second device receiving structure, a first lead, a second lead, and a third lead. A first semiconductor chip is coupled to the first device receiving structure and a second semiconductor chip is coupled to the first semiconductor chip and the second device receiving structure. The first semiconductor chip is configured from a silicon semiconductor material and has a gate bond pad, a source bond pad, and a drain bond pad, and the second semiconductor chip is configured from a gallium nitride semiconductor chip and has a gate bond pad, a source bond pad, and a drain bond pad. In accordance with another embodiment, a method for manufacturing a semiconductor component includes coupling a first semiconductor chip to a support and coupling a second semiconductor chip to the support.Type: ApplicationFiled: July 7, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih
-
Publication number: 20170025403Abstract: In accordance with an embodiment, semiconductor component having a compound semiconductor material based semiconductor device connected to a silicon based semiconductor device and a protection element, wherein the silicon based semiconductor device is a transistor. The protection element is coupled in parallel across the silicon based semiconductor device and may be a resistor, a diode, or a transistor. In accordance with another embodiment, the silicon based semiconductor device is a diode. The compound semiconductor material may be shorted to a source of potential such as, for example, ground, with a shorting element.Type: ApplicationFiled: June 29, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Chun-Li Liu, Ali Salih
-
Publication number: 20170025336Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure and a second device receiving structure and a contact extension that is common to the first and second device receiving structures. The first device receiving structure includes a device receiving area and the second device receiving structure includes a drain contact area. A III-N based semiconductor chip has a drain bond pad bonded to the drain contact area and a source bond pad bonded to the contact extension and a gate bond pad bonded to an interconnect. A portion of the silicon based semiconductor chip is bonded to the support device receiving area. In accordance with another embodiment, a method for manufacturing the semiconductor component includes coupling a III-N based semiconductor chip to a portion of the support a silicon based semiconductor chip to another portion of the support.Type: ApplicationFiled: July 6, 2016Publication date: January 26, 2017Applicant: Semiconductor Components Industries, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Mihir Mudholkar, Chun-Li Liu, Jason McDonald
-
Publication number: 20160380079Abstract: In one embodiment, a semiconductor device is formed to include a gate structure extending into a semiconductor material that is underlying a first region of semiconductor material. The gate structure includes a conductor and also a gate insulator that has a first portion positioned between the gate conductor and a first portion of the semiconductor material that underlies the gate conductor. The first portion of the semiconductor material is configured to form a channel region of the transistor which underlies the gate conductor. The gate structure may also include a shield conductor overlying the gate conductor and having a shield insulator between the shield conductor and the gate conductor. The shield insulator may also have a second portion positioned between the shield conductor and a second portion of the gate insulator and a third portion overlying the shield conductor.Type: ApplicationFiled: September 9, 2016Publication date: December 29, 2016Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Gordon M. GRIVNA
-
Patent number: 9502550Abstract: In one embodiment, Group III-nitride materials are used to form a semiconductor device. A fin structure is formed in the Group III-nitride material, and a gate structure, source electrodes and drain electrodes are formed in spaced relationship to the fin structure. The fin structure provides both polar and semi-polar 2DEG regions. In one embodiment, the gate structure is configured to control current flow in the polar 2DEG region. Shield conductor layers are included above the gate structure and in spaced relationship with drain regions of the semiconductor device.Type: GrantFiled: July 30, 2015Date of Patent: November 22, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, John Michael Parsey, Jr., Ali Salih, Prasad Venkatraman
-
Publication number: 20160322485Abstract: An electronic device can include a bidirectional HEMT. In an aspect, a packaged electronic device can include the bidirectional HEMT can be part of a die having a die substrate connection that is configured to be at a fixed voltage, electrically connected to drain/source or source/drain depending on current flow through the bidirectional HEMT, or electrically float. In another aspect, the electronic device can include Kelvin connections on both the drain/source and source/drain side of the circuit. In a further embodiment, a circuit can include the bidirectional HEMT, switch transistors, and diodes with breakdown voltages to limit voltage swings at the drain/source and source/drain of the switch transistors.Type: ApplicationFiled: April 20, 2016Publication date: November 3, 2016Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Chun-Li LIU, Peter MOENS
-
Publication number: 20160322969Abstract: A half-bridge circuit can include a high-side HEMT, a high-side switch transistor, a low-side HEMT, and a low-side switch transistor. The die substrates of the HEMTs can be coupled to the sources of their corresponding switch transistors. In another aspect, a packaged electronic device for a half-bridge circuit can have a design that can use shorter connectors that help to reduce parasitic inductance and resistance. In a further aspect, a packaged electronic device for a half-bridge circuit can include more than one connection along the bottom of the package allows less lead connections along the periphery of the packaged electronic device and can allow for a smaller package.Type: ApplicationFiled: April 20, 2016Publication date: November 3, 2016Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Peter MOENS, Mihir MUDHOLKAR, Joe FULTON, Philip CELAYA, Stephen ST. GERMAIN, Chun-Li LIU, Jason MCDONALD, Alexander YOUNG, Ali SALIH