Patents by Inventor Pratap C. Pattnaik
Pratap C. Pattnaik has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150370500Abstract: In at least some embodiments, a processor core executes a code segment including a memory transaction and a non-transactional memory access instructions preceding the memory transaction in program order. The memory transaction includes at least an initiating instruction, a transactional memory access instruction, and a terminating instruction. The initiating instruction has an implicit barrier that imparts the effect of ordering execution of the transactional memory access instruction within the memory transaction with respect to the non-transactional memory access instructions preceding the memory transaction in program order. Executing the code segment includes executing the transactional memory access instruction within the memory transaction concurrently with at least one of the non-transactional memory access instructions preceding the memory transaction in program order and enforcing the barrier implicit in the initiating instruction following execution of the initiating instruction.Type: ApplicationFiled: September 16, 2014Publication date: December 24, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: HAROLD CAIN, III, KATTAMURI EKANADHAM, MAGED M. MICHAEL, PRATAP C. PATTNAIK, DEREK E. WILLIAMS
-
Publication number: 20150143083Abstract: Techniques for increasing vector processing utilization and efficiency through use of unmasked lanes of predicated vector instructions for executing non-conflicting instructions are provided. In one aspect, a method of vector lane predication for a processor is provided which includes the steps of: fetching predicated vector instructions from a memory; decoding the predicated vector instructions; determining if a mask value of the predicated vector instructions is available and, if the mask value of the predicated vector instructions is not available, predicting the mask value of the predicated vector instructions; and dispatching the predicated vector instructions to only masked vector lanes.Type: ApplicationFiled: November 18, 2013Publication date: May 21, 2015Applicant: International Business Machines CorporationInventors: Hung Q. Le, Jose E. Moreira, Pratap C. Pattnaik, Brian W. Thompto, Jessica H. Tseng
-
Patent number: 8850410Abstract: A system and method for improving software maintainability, performance, and/or security by associating a unique marker to each software code-block; the system comprising of a plurality of processors, a plurality of code-blocks, and a marker associated with each code-block. The system may also include a special hardware register (code-block marker hardware register) in each processor for identifying the markers of the code-blocks executed by the processor, without changing any of the plurality of code-blocks.Type: GrantFiled: January 29, 2010Date of Patent: September 30, 2014Assignee: International Business Machines CorporationInventors: Ramanjaneya S. Burugula, Joefon Jann, Pratap C. Pattnaik
-
Patent number: 8683175Abstract: A method, system and computer program product are disclosed for interfacing between a multi-threaded processing core and an accelerator. In one embodiment, the method comprises copying from the processing core to the hardware accelerator memory address translations for each of multiple threads operating on the processing core, and simultaneously storing on the hardware accelerator one or more of the memory address translations for each of the threads. Whenever any one of the multiple threads operating on the processing core instructs the hardware accelerator to perform a specified operation, the hardware accelerator has stored thereon one or more of the memory address translations for the any one of the threads. This facilitates starting that specified operation without memory translation faults. In an embodiment, the copying includes, each time one of the memory address translations is updated on the processing core, copying the updated one of the memory address translations to the hardware accelerator.Type: GrantFiled: March 15, 2011Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Kattamuri Ekanadham, Hung Q. Le, Jose E. Moreira, Pratap C. Pattnaik
-
Publication number: 20120239904Abstract: A method, system and computer program product are disclosed for interfacing between a multi-threaded processing core and an accelerator. In one embodiment, the method comprises copying from the processing core to the hardware accelerator memory address translations for each of multiple threads operating on the processing core, and simultaneously storing on the hardware accelerator one or more of the memory address translations for each of the threads. Whenever any one of the multiple threads operating on the processing core instructs the hardware accelerator to perform a specified operation, the hardware accelerator has stored thereon one or more of the memory address translations for the any one of the threads. This facilitates starting that specified operation without memory translation faults. In an embodiment, the copying includes, each time one of the memory address translations is updated on the processing core, copying the updated one of the memory address translations to the hardware accelerator.Type: ApplicationFiled: March 15, 2011Publication date: September 20, 2012Applicant: International Business Machines CorporationInventors: Kattamuri Ekanadham, Hung Q. Le, Jose E. Moreira, Pratap C. Pattnaik
-
Publication number: 20110191754Abstract: A system and method for improving software maintainability, performance, and/or security by associating a unique marker to each software code-block; the system comprising of a plurality of processors, a plurality of code-blocks, and a marker associated with each code-block. The system may also include a special hardware register (code-block marker hardware register) in each processor for identifying the markers of the code-blocks executed by the processor, without changing any of the plurality of code-blocks.Type: ApplicationFiled: January 29, 2010Publication date: August 4, 2011Applicant: International Business Machines CorporationInventors: Ramanjaneya S. Burugula, Joefon Jann, Pratap C. Pattnaik
-
Patent number: 7519777Abstract: Methods, systems and computer program products for concomitant pair per-fetching. Exemplary embodiments include a method for concomitant pair prefetching, the method including detecting a stride pattern, detecting an indirect access pattern to define an access window, prefetching candidates within the defined access window, wherein the prefetching comprises obtaining prefetch addresses from a history table, updating a miss stream window, selecting a candidate of a concomitant pair from the miss stream window, producing an index from the candidate pair, accessing an aging filter, updating the history table and selecting another concomitant pair candidate from the miss stream window.Type: GrantFiled: June 11, 2008Date of Patent: April 14, 2009Assignee: International Business Machines CorporationInventors: Kattamuri Ekanadham, Il Park, Pratap C. Pattnaik
-
Patent number: 7490206Abstract: A method (and structure) for relocating low memory for an operating system instance in a computer system includes establishing a low memory table (LMT), the LMT comprising information allocated for each of a predefined increment of the low memory to be relocated, setting the information to a first predetermined value, and copying a contents of each of the increments to a new location in a first copy operation.Type: GrantFiled: March 15, 2002Date of Patent: February 10, 2009Assignee: International Business Machines CorporationInventors: Joefon Jann, Ramanjaneya Sarma Burugula, Pratap C. Pattnaik
-
Publication number: 20080288760Abstract: An information processing system for branch target prediction includes: a first memory for storing entries for multi-target branch, wherein each entry includes a plurality of target addresses representing a history of target addresses for each single branch in the multi-target branch, and wherein said first memory stores an entry for the branch only if the branch is a multi-target branch; hardware logic for reading the memory and identifying a repeated pattern in each of the plurality of target addresses for the multi-target branch; logic for predicting a next target address for the multi-target branch based on the repeated pattern that was identified, using a pattern matching algorithm; and a second memory for storing information regarding whether a branch is a multi-target branch; wherein the logic for reading and the logic for predicting are executed only if the branch is the multi-target branch.Type: ApplicationFiled: July 31, 2008Publication date: November 20, 2008Applicant: International Business Machines CorporationInventors: Il Park, Pratap C. Pattnaik, Jong-Deok Choi
-
Patent number: 7409535Abstract: An information processing system for branch target prediction is disclosed. The information processing system includes a memory for storing entries, wherein each entry includes a plurality of target addresses representing a history of target addresses for a multi-target branch and logic for reading the memory and identifying a repeated pattern in a plurality of target addresses for a multi-target branch. The information processing system further includes logic for predicting a next target address for the multi-target branch based on the repeated pattern that was identified.Type: GrantFiled: April 20, 2005Date of Patent: August 5, 2008Assignee: International Business Machines CorporationInventors: Il Park, Pratap C. Pattnaik, Jong-Deok Choi
-
Publication number: 20030177325Abstract: A method (and structure) for relocating low memory for an operating system instance in a computer system includes establishing a low memory table (LMT), the LMT comprising information allocated for each of a predefined increment of the low memory to be relocated, setting the information to a first predetermined value, and copying a contents of each of the increments to a new location in a first copy operation.Type: ApplicationFiled: March 15, 2002Publication date: September 18, 2003Inventors: Joefon Jann, Ramanjaneya Sarma Burugula, Pratap C. Pattnaik
-
Patent number: 6542513Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are transmitted from source nodes to destination nodes. An “eager” rendezvous transmission mode is disclosed in which early arrival buffering is provided at message destination nodes for a predetermined amount of data for each of a predetermined number of incoming messages. Relying on the presence of the early arrival buffering at a message destination node, a message source node can send a corresponding amount of message data to the destination node along with control information in an initial transmission. Any remaining message data is sent only upon receipt by the source node of an acknowledgement from the destination node indicating that the destination node is prepared to receive any remaining data.Type: GrantFiled: July 10, 2000Date of Patent: April 1, 2003Assignee: International Business Machines CorporationInventors: Hubertus Franke, Rama K. Govindaraju, Pratap C. Pattnaik, Mandayam T. Raghunath, Robert M. Straub
-
Patent number: 6297729Abstract: A power line communications system including a power line for supplying ac power; a power source connected to the power line at one end; and a communications network having a plurality of devices, the devices connected to the power line at another end for (a) receiving ac power and (b) communicating information. The system also includes a security firewall coupled between the one end and the other end of the power line for securing the communications information. The security firewall passes the ac power without attenuation, but blocks the communications information from passing. The security firewall also prevents passage of interference to the communications network. In this manner a secure and interference-free communications network is established.Type: GrantFiled: March 29, 1999Date of Patent: October 2, 2001Assignee: International Business Machines CorporationInventors: Bulent Abali, Hubertus Franke, Mark E. Giampapa, Pratap C. Pattnaik
-
Patent number: 6274916Abstract: A method and structure for a field effect transistor (FET) includes a source region, a drain region, a channel region extending between the source region and the drain region, a gate region, and a gate oxide region separating the gate region from other regions of the FET. The channel region is a Mott insulator. The gate oxide region is thicker than the channel region, and the gate oxide region includes a higher dielectric permittivity than the Mott insulator material.Type: GrantFiled: November 19, 1999Date of Patent: August 14, 2001Assignee: International Business Machines CorporationInventors: Wilm E. Donath, Dennis M. Newns, Pratap C. Pattnaik
-
Patent number: 6178174Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are transmitted from source nodes to destination nodes. An “eager” rendezvous transmission mode is disclosed in which early arrival buffering is provided at message destination nodes for a predetermined amount of data for each of a predetermined number of incoming messages. Relying on the presence of the early arrival buffering at a message destination node, a message source node can send a corresponding amount of message data to the destination node along with control information in an initial transmission. Any remaining message data is sent only upon receipt by the source node of an acknowledgement from the destination node indicating that the destination node is prepared to receive any remaining data.Type: GrantFiled: August 26, 1997Date of Patent: January 23, 2001Assignee: International Business Machines CorporationInventors: Hubertus Franke, Rama K. Govindaraju, Pratap C. Pattnaik, Mandayam T. Raghunath, Robert M. Straub
-
Patent number: 6035335Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are transmitted from source nodes to destination nodes. An "eager" rendezvous transmission mode is disclosed in which early arrival buffering is provided at message destination nodes for a predetermined amount of data for each of a predetermined number of incoming messages. Relying on the presence of the early arrival buffering at a message destination node, a message source node can send a corresponding amount of message data to the destination node along with control information in an initial transmission. Any remaining message data is sent only upon receipt by the source node of an acknowledgement from the destination node indicating that the destination node is prepared to receive any remaining data.Type: GrantFiled: August 26, 1997Date of Patent: March 7, 2000Assignee: International Business Machines CorporationInventors: Hubertus Franke, Rama K. Govindaraju, Pratap C. Pattnaik, Mandayam T. Raghunath, Robert M. Straub