Patents by Inventor Pui Chung Simon Law
Pui Chung Simon Law has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8791578Abstract: This invention discloses a through-silicon via (TSV) structure for providing an electrical path between a first-side surface and a second-side surface of a silicon chip, and a method for fabricating the structure. In one embodiment, the TSV structure comprises a via penetrated through the chip from the first-side surface to the second-side surface, providing a first end on the first-side surface and a second end on the second-side surface. A local isolation layer is deposited on the via's sidewall and on a portion of the first-side surface surrounding the first end. The TSV structure further comprises a plurality of substantially closely-packed microstructures arranged to form a substantially non-random pattern and fabricated on at least the portion of the first-side surface covered by the local isolation layer for promoting adhesion of the local isolation layer to the chip. A majority of the microstructures has a depth of at least 1 ?m.Type: GrantFiled: November 12, 2012Date of Patent: July 29, 2014Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Pui Chung Simon Law, Bin Xie, Dan Yang
-
Patent number: 8772930Abstract: A multilayer microelectronic device package includes one or more vertical electrical contacts. At least one semiconductor material layer is provided having one or more electrical devices fabricated therein. An electrical contact pad can be formed on or in the semiconductor material layer. Another material layer is positioned adjacent to the semiconductor material layer and includes a conductive material stud embedded in or bonded to the layer. A via is formed through at least a portion of the semiconductor material layer and the electrical contact pad and into the adjacent layer conducting material stud. The via is constructed such that the via tip terminates within the conducting material stud, exposing the conducting material. A metallization layer is disposed in the via such that the metallization layer contacts both the electrical contact pad and the conducting material stud exposed by the via tip.Type: GrantFiled: January 19, 2012Date of Patent: July 8, 2014Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Pui Chung Simon Law, Dan Yang, Xunqing Shi
-
Patent number: 8754507Abstract: The present invention provides a method for forming a three-dimensional wafer stack having a single metallized stack via with a variable cross-sectional shape. The method uses at least first and silicon wafers. Each wafer has one or more integrated circuits formed thereon. One or more through-vias are formed in each silicon wafer followed by oxide formation on at least an upper and lower surface of the silicon wafer. The wafers are aligned such that each wafer through via is aligned with a corresponding through via in adjacent stacked wafers. Wafers are bonded to form a three-dimensional wafer stack having one or more stack vias formed from the alignment of individual wafer vias. Via metallization is performed by depositing a seed layer in each of the stack vias followed by copper electroplating to form a continuous and homogeneous metallization path through the three-dimensional wafer stack.Type: GrantFiled: January 18, 2011Date of Patent: June 17, 2014Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Bin Xie, Pui Chung Simon Law, Yat Kit Tsui
-
Publication number: 20130187267Abstract: A multilayer microelectronic device package includes one or more vertical electrical contacts. At least one semiconductor material layer is provided having one or more electrical devices fabricated therein. An electrical contact pad can be formed on or in the semiconductor material layer. Another material layer is positioned adjacent to the semiconductor material layer and includes a conductive material stud embedded in or bonded to the layer. A via is formed through at least a portion of the semiconductor material layer and the electrical contact pad and into the adjacent layer conducting material stud. The via is constructed such that the via tip terminates within the conducting material stud, exposing the conducting material. A metallization layer is disposed in the via such that the metallization layer contacts both the electrical contact pad and the conducting material stud exposed by the via tip.Type: ApplicationFiled: January 19, 2012Publication date: July 25, 2013Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Pui Chung Simon LAW, Dan YANG, Xunqing SHI
-
Publication number: 20120187462Abstract: High optical efficiency CMOS image sensors capable of sustaining pixel sizes less than 1.2 microns are provided. Due to high photodiode fill factors and efficient optical isolation, microlenses are unnecessary. Each sensor includes plural imaging pixels having a photodiode structure on a semiconductor substrate adjacent a light-incident upper surface of the image sensor. An optical isolation grid surrounds each photodiode structure and defines the pixel boundary. The optical isolation grid extends to a depth of at least the thickness of the photodiode structure and prevents incident light from penetrating through the incident pixel to an adjacent pixel. A positive diffusion plug vertically extends through a portion of the photodiode structure. A negative diffusion plug vertically extends into the semiconductor substrate for transferring charge generated in the photodiode to a charge collecting region within the semiconductor substrate.Type: ApplicationFiled: January 21, 2011Publication date: July 26, 2012Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Pui Chung Simon LAW, Dan YANG, Xunqing SHI
-
Publication number: 20120181698Abstract: The present invention provides a method for forming a three-dimensional wafer stack having a single metallized stack via with a variable cross-sectional shape. The method uses at least first and silicon wafers. Each wafer has one or more integrated circuits formed thereon. One or more through-vias are formed in each silicon wafer followed by oxide formation on at least an upper and lower surface of the silicon wafer. The wafers are aligned such that each wafer through via is aligned with a corresponding through via in adjacent stacked wafers. Wafers are bonded to form a three-dimensional wafer stack having one or more stack vias formed from the alignment of individual wafer vias. Via metallization is performed by depositing a seed layer in each of the stack vias followed by copper electroplating to form a continuous and homogeneous metallization path through the three-dimensional wafer stack.Type: ApplicationFiled: January 18, 2011Publication date: July 19, 2012Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Bin XIE, Pui Chung Simon LAW, Yat Kit TSUI
-
Patent number: 8212297Abstract: High optical efficiency CMOS image sensors capable of sustaining pixel sizes less than 1.2 microns are provided. Due to high photodiode fill factors and efficient optical isolation, microlenses are unnecessary. Each sensor includes plural imaging pixels having a photodiode structure on a semiconductor substrate adjacent a light-incident upper surface of the image sensor. An optical isolation grid surrounds each photodiode structure and defines the pixel boundary. The optical isolation grid extends to a depth of at least the thickness of the photodiode structure and prevents incident light from penetrating through the incident pixel to an adjacent pixel. A positive diffusion plug vertically extends through a portion of the photodiode structure. A negative diffusion plug vertically extends into the semiconductor substrate for transferring charge generated in the photodiode to a charge collecting region within the semiconductor substrate.Type: GrantFiled: January 21, 2011Date of Patent: July 3, 2012Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Pui Chung Simon Law, Dan Yang, Xunqing Shi
-
Publication number: 20110221018Abstract: An electronic device package comprises a substrate 110 having a first surface 110a and a second surface 110b opposite the first surface. An electronic device 120, 130 is positioned on the first surface 110a. An isolation layer 140 extends over at least a portion of the top surface of the electronic device. A redistribution layer 145 having one or more I/O lines extends over the isolation layer and the top surface of the electronic device. The RDL layer connects the electronic device to one or more first vias 160 which pass through the substrate 110 to the second surface 110b thereof. The electronic device may be an image sensor. A microlens 220 and protective parylene layer 230 may be fabricated over the image sensor. A method of manufacturing the electronic device package is also disclosed.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Inventors: Xunqing Shi, Dan Yang, Pui Chung Simon Law