Patents by Inventor Que Thuy Tran
Que Thuy Tran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9075696Abstract: A test and measurement apparatus, system, and method for synchronizing an acquisition or triggering system to a specific burst of interest. The subject apparatus and method triggers on varying energy content of a signal qualified by time in the presence of high-frequency input signal bursts, by using an adjustable pulse width envelope detector, disposed in the signal path of the trigger circuitry, as a digital rectifier or to otherwise process and extract an envelope signal. An RF envelope probe having an analog envelope detector among other suitable components is disclosed. A method is implemented for isolating an interval of interest in a signal under test. An envelope detector circuit produces an envelope signal from the signal. Trigger circuitry receives the envelope signal from the envelope detector, and isolates the interval of interesting in the signal under test using the envelope signal.Type: GrantFiled: March 5, 2010Date of Patent: July 7, 2015Assignee: TEKTRONIX, INC.Inventors: Patrick A. Smith, David L. Kelly, Que Thuy Tran, Shane A. Hazzard
-
Patent number: 8793536Abstract: Embodiments of the invention include methods, apparatuses, and systems for automatically identifying a synchronization sub-pattern associated with a test pattern. A test and measurement instrument is triggered in response to a first instance of a trigger pattern in a data stream. A trigger-to-trigger counter begins counting at the time of the first trigger event. The test and measurement instrument is again triggered in response to a second instance of the trigger pattern in the data stream. The count is ended at this time. The count is then compared to a predefined length of the test pattern, and if equal, it is automatically determined that the trigger pattern is the unique synchronization sub-pattern associated with the test pattern.Type: GrantFiled: August 22, 2012Date of Patent: July 29, 2014Assignee: Tektronix, Inc.Inventor: Que Thuy Tran
-
Publication number: 20140059384Abstract: Embodiments of the invention include methods, apparatuses, and systems for automatically identifying a synchronization sub-pattern associated with a test pattern. A test and measurement instrument is triggered in response to a first instance of a trigger pattern in a data stream. A trigger-to-trigger counter begins counting at the time of the first trigger event. The test and measurement instrument is again triggered in response to a second instance of the trigger pattern in the data stream. The count is ended at this time. The count is then compared to a predefined length of the test pattern, and if equal, it is automatically determined that the trigger pattern is the unique synchronization sub-pattern associated with the test pattern.Type: ApplicationFiled: August 22, 2012Publication date: February 27, 2014Applicant: TEKTRONIX, INC.Inventor: Que Thuy Tran
-
Patent number: 8335950Abstract: A test and measurement instrument including an input configured to receive a signal and output digitized data; a memory configured to store reference digitized data including a reference sequence; a pattern detector configured to detect the reference sequence in the digitized data and generate a synchronization signal in response; a memory controller configured to cause the memory to output the reference digitized data in response to the synchronization signal; and a comparator configured to compare the reference digitized data output from the memory to the digitized data.Type: GrantFiled: December 1, 2009Date of Patent: December 18, 2012Assignee: Tektronix, Inc.Inventor: Que Thuy Tran
-
Publication number: 20110041047Abstract: A test and measurement instrument including an input configured to receive a signal and output digitized data; a memory configured to store reference digitized data including a reference sequence; a pattern detector configured to detect the reference sequence in the digitized data and generate a synchronization signal in response; a memory controller configured to cause the memory to output the reference digitized data in response to the synchronization signal; and a comparator configured to compare the reference digitized data output from the memory to the digitized data.Type: ApplicationFiled: December 1, 2009Publication date: February 17, 2011Applicant: TEKTRONIX, INC.Inventor: Que Thuy TRAN
-
Publication number: 20100228508Abstract: A test and measurement apparatus, system, and method for synchronizing an acquisition or triggering system to a specific burst of interest. The subject apparatus and method triggers on varying energy content of a signal qualified by time in the presence of high-frequency input signal bursts, by using an adjustable pulse width envelope detector, disposed in the signal path of the trigger circuitry, as a digital rectifier or to otherwise process and extract an envelope signal. An RF envelope probe having an analog envelope detector among other suitable components is disclosed. A method is implemented for isolating an interval of interest in a signal under test. An envelope detector circuit produces an envelope signal from the signal. Trigger circuitry receives the envelope signal from the envelope detector, and isolates the interval of interesting in the signal under test using the envelope signal.Type: ApplicationFiled: March 5, 2010Publication date: September 9, 2010Applicant: TEKTRONIX, INC.Inventors: Patrick A. SMITH, David L. KELLY, Que Thuy TRAN, Shane A. HAZZARD
-
Patent number: 7652598Abstract: A method for improving performance and flexibility of serial data analysis in test instruments, is independent of data bit rate, encoding scheme or communication protocol embodied in the serial data. The serial data is input to a transmitter section, where it is demultiplexed into a plurality of multi-bit lanes, such as n bits for each of N lanes. The N lanes are then encoded into characters, the encoded N lanes having m bits per lane where m>n. Bit stuffing is used to adjust the data rate and/or to insert qualifiers. The stuffed, encoded N lanes are then multiplexed into N serial lanes, which are output from the transmitter section for input to a receiver section at a data rate that is optimal for the receiver section. In the receiver section the N lanes are deserialized, decoded and input to a word recognizer to generate a trigger event signal.Type: GrantFiled: October 26, 2007Date of Patent: January 26, 2010Assignee: Tektronix, Inc.Inventors: Shane A. Hazzard, Que Thuy Tran, Kayla R. Klingman, David L. Kelly, Patrick A. Smith, Daniel G. Knierim
-
Publication number: 20090109071Abstract: A method for improving performance and flexibility of serial data analysis in test instruments, is independent of data bit rate, encoding scheme or communication protocol embodied in the serial data. The serial data is input to a transmitter section, where it is demultiplexed into a plurality of multi-bit lanes, such as n bits for each of N lanes. The N lanes are then encoded into characters, the encoded N lanes having m bits per lane where m>n. Bit stuffing is used to adjust the data rate and/or to insert qualifiers. The stuffed, encoded N lanes are then multiplexed into N serial lanes, which are output from the transmitter section for input to a receiver section at a data rate that is optimal for the receiver section. In the receiver section the N lanes are deserialized, decoded and input to a word recognizer to generate a trigger event signal.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: TEKTRONIX, INC.Inventors: Shane A. HAZZARD, Que Thuy TRAN, Kayla R. KLINGMAN, David L. KELLY, Patrick A. SMITH, Daniel G. KNIERIM
-
Patent number: 7508239Abstract: A pattern sequence and state transition trigger generator provides a trigger when a specified transition from one pattern/state to another pattern/state occurs in a set of input signals. Decoders detect each specified pattern/state from the set of input signals to produce a prior value and a current value representing the transition. The prior value is slightly delayed and combined with the current value to produce an overlap when the specified transition occurs, which in turn generates the trigger.Type: GrantFiled: August 11, 2005Date of Patent: March 24, 2009Assignee: Tektronix, IncInventors: Que Thuy Tran, David L. Kelly, Michael M. Heidling
-
Publication number: 20080303443Abstract: Position Lock Trigger apparatus employs oscilloscope circuitry and accompanying control software to provide to a user the capability to trigger an oscilloscope on a selected bit position in a received serial bit stream having a fixed pattern length, using either a synthesized, recovered, or external clock source. The selected trigger position can be moved forward and backward along the serial bit stream by one or more serial bit positions at a time in order to examine the entirety of the fixed pattern length serial bit stream, with or without regard to the actual bit sequences occurring in the serial stream.Type: ApplicationFiled: June 6, 2008Publication date: December 11, 2008Applicant: TEKTRONIX, INC.Inventors: Que Thuy Tran, David L. Kelly, David G. Hite, Patrick A. Smith, Thomas F. Lenihan
-
Patent number: 7398175Abstract: A system, method and apparatus for triggering a plurality of test and measurement instruments in a substantially simultaneous manner logically combines a trigger enable signal provided by each of a plurality of signal processing devices to produce a combined trigger signal. The combined trigger signal then triggers each of the plurality of signal Processing devices.Type: GrantFiled: December 18, 2002Date of Patent: July 8, 2008Assignee: Tektronix, Inc.Inventors: Que Thuy Tran, John C. De Lacy
-
Patent number: 7285948Abstract: System and apparatus enabling the use of a single cable to communicate triggering information between each of a plurality of signal acquisition devices and, illustratively, an external trigger control unit. A combined trigger signal is produced only when each trigger condition of each signal acquisition device is true. Thus, all of the signal acquisition devices will be triggered substantially simultaneously.Type: GrantFiled: December 12, 2003Date of Patent: October 23, 2007Assignee: Tektronix, Inc.Inventors: Que Thuy Tran, Dennis Keldsen
-
Patent number: 7191079Abstract: An advanced trigger circuit includes two trigger decoders, each triggering on one of respective pluralities of continuous-time trigger events. In one embodiment, a programmable timer begins timing in response to an output signal of the first trigger decoder and generates an end-of-time signal at the expiration of its time period. A reset circuit resets the first trigger decoder if the second selected continuous-time trigger event failed to occur before the end-of-time signal was generated. In another embodiment, a reset decoder generates a reset signal in response to an occurrence of a selected continuous-time trigger event. The reset circuit is responsive to the reset signal for resetting the first trigger decoder if the second selected continuous-time trigger event failed to occur before the reset signal was generated. In other embodiments, the advanced trigger circuit triggers on a serial lane skew violation or on a beacon width violation.Type: GrantFiled: March 23, 2005Date of Patent: March 13, 2007Assignee: Tektronix, Inc.Inventors: Patrick A. Smith, Que Thuy Tran, John C. Delacy, Daniel G. Knierim, David L. Kelly, John C. Calvin
-
Patent number: 7065458Abstract: A system includes a plurality of digital storage oscilloscopes (DSOs) in which each DSO requires a respective temporal portion of a signal under test (SUT) according to a synchronized triggering signal and respective post-trigger count periods such that a plurality of acquisition records may be concatenated to produce a longer acquisition record.Type: GrantFiled: December 17, 2002Date of Patent: June 20, 2006Assignee: Tektronix, Inc.Inventors: Que Thuy Tran, David L. Kelly, Douglas A. Blegen
-
Patent number: 6892150Abstract: A combined analog and DSP trigger system for a digital storage oscilloscope (DSO) enables the DSO to real-time trigger on events in an input analog signal based on traditional trigger events in the input analog signal and/or predetermined anomalous events detected in digitized samples of the input analog signal. A processor receives the digitized samples at the input of an acquisition memory to detect the anomalous events and provides an event detect signal to the trigger system. Predetermined amounts of the digitized samples around the events are acquired in an acquisition memory for further processing and display.Type: GrantFiled: May 24, 2002Date of Patent: May 10, 2005Assignee: Tektronix, Inc.Inventors: John J. Pickerd, Que Thuy Tran
-
Patent number: 6832174Abstract: A system comprising a plurality of digital storage oscilloscopes (DSOs) in which each DSO acquires a common signal under test (SUT) according to respective clock signals having common frequency parameters and respective phase parameters such that a plurality of acquisition records may be interleaved to produce a higher effective resolution acquisition record.Type: GrantFiled: December 17, 2002Date of Patent: December 14, 2004Assignee: Tektronix, Inc.Inventors: Que Thuy Tran, David L. Kelly, Douglas A. Blegen
-
Publication number: 20040124848Abstract: System and apparatus enabling the use of a single cable to communicate triggering information between each of a plurality of signal acquisition devices and, illustratively, an external trigger control unit.Type: ApplicationFiled: December 12, 2003Publication date: July 1, 2004Inventors: Que Thuy Tran, Dennis Keldsen
-
Publication number: 20040119620Abstract: A system, method and apparatus for triggering a plurality of test and measurement instruments in a substantially simultaneous manner.Type: ApplicationFiled: December 18, 2002Publication date: June 24, 2004Inventors: Que Thuy Tran, John C. De Lacy
-
Publication number: 20040117138Abstract: A system comprising a plurality of digital storage oscilloscopes (DSOs) in which each DSO requires a respective temporal portion of a signal under test (SUT) according to a synchronized triggering signal and respective post-trigger count period such that a plurality of acquisition records may be concatenated to produce a longer acquisition record.Type: ApplicationFiled: December 17, 2002Publication date: June 17, 2004Inventors: Que Thuy Tran, David L. Kelly, Douglas A. Blegen
-
Publication number: 20040117143Abstract: A system comprising a plurality of digital storage oscilloscopes (DSOs) in which each DSO acquires a common signal under test (SUT) according to respective clock signals having common frequency parameters and respective phase parameters such that a plurality of acquisition records may be interleaved to produce a higher effective resolution acquisition record.Type: ApplicationFiled: December 17, 2002Publication date: June 17, 2004Inventors: Que Thuy Tran, David L. Kelly, Douglas A. Blegen