Patents by Inventor Rakesh H. Patel
Rakesh H. Patel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7812659Abstract: A programmable logic device (“PLD”) or the like has a plurality of data transmitter channels. Certain circuitry is shared by the channels. The shared circuitry includes at least one phase-locked loop (“PLL”) circuit for producing a primary clock signal, and global frequency divider circuitry for producing at least one global secondary clock signal based on the primary signal. The primary and global secondary signal(s) are distributed to the channels. Each of the channels includes local frequency divider circuitry for producing at least one local secondary clock signal based on the primary signal. Each channel also includes selection circuitry for selecting either the global or local secondary signal(s) for use by clock utilization circuitry of the channel. The clock utilization circuitry may include serializer circuitry for converting data from parallel to serial form.Type: GrantFiled: May 10, 2006Date of Patent: October 12, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Rakesh H Patel, William W Bereza, Tim Tri Hoang, Thungoc Tran
-
Patent number: 7804892Abstract: Equalization circuitry may be implemented by cascading a plurality of equalization stages. Each equalization stage may compensate for some of the attenuation of a received data signal. Each equalization stage may also be configured to perform decision feedback equalization to remove distortion from the current bit of data signal caused by one of the preceding bits in the data signal. Each equalization stage may be controlled by a DFE coefficient that determines the amount of voltage with which to adjust the output of the equalization stage. The equalization circuitry may be implemented on a receiver that includes clock data recovery circuitry and a pipeline/deserializer for providing preceding bit values to the equalization stages.Type: GrantFiled: February 3, 2006Date of Patent: September 28, 2010Assignee: Altera CorporationInventors: Sergey Y Shumarayev, Rakesh H Patel
-
Patent number: 7733982Abstract: Systems and methods for adjusting a signal received from a communication path are disclosed. A receiver can receive a signal from a communication path which attenuates at least some frequency components of the signal. The receiver can include an equalization block that adjusts at least some of the frequency content of the received signal, a signal normalization block that provides a normalized signal amplitude and/or a normalized edge slope, and a control block. In one embodiment, the control block controls frequency adjustment in the equalization block for high frequencies but not for low frequencies. For low frequency adjustment, the control block controls the normalized signal amplitude in the signal normalization block. In this manner, controlled adjustment for low frequency content is performed in the signal normalization block.Type: GrantFiled: July 28, 2009Date of Patent: June 8, 2010Assignee: Altera CorporationInventors: Wilson Wong, Rakesh H. Patel, Sergey Shumarayev, Tin H. Lai
-
Patent number: 7728674Abstract: Methods and apparatus are provided for generating a clock signal with relatively high bandwidth and relatively low phase noise. A circuit of the invention can include a pair of transistors serially coupled between a signal of relatively high voltage and a source of relatively low voltage, where a voltage of the signal of relatively high voltage can vary according to a voltage of a variable control signal. A gate of one of the pair of transistors can be coupled to an input clock signal, and an output node between the pair of transistors can be coupled to an output clock signal. The circuit can also include a third transistor, whose drain and source are coupled to the output clock signal, and whose gate can be coupled to a gear input signal. This circuit can advantageously operate under at least two different gears, each with different bandwidth and phase noise characteristics.Type: GrantFiled: May 19, 2006Date of Patent: June 1, 2010Assignee: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Kazi Asaduzzaman, Simardeep Maangat, Sergey Shumarayev, Rakesh H. Patel
-
Publication number: 20100119024Abstract: The disclosed invention is a technology for producing a recovered clock signal using a multi-mode clock data recovery (CDR) circuit that accommodates a flexible range operating frequencies F and consecutive identical digit requirements CID. In a first mode of operation, a controlled oscillator produces the recovered clock signal, and in a second mode of operation, a phase interpolator produces the recovered clock signal. The multi-mode CDR circuit operates in the first mode if (CID/F) is less than a threshold time value and in the second mode if (CID/F) is greater than the threshold time value.Type: ApplicationFiled: January 15, 2010Publication date: May 13, 2010Inventors: Sergey Y. Shumarayev, Rakesh H. Patel, Wilson Wong, Tim T. Hoang
-
Patent number: 7701252Abstract: A programmable device system includes one or more network-on-chip (NoC) die layers vertically connected to one or more programmable chip dice layers. The NoC die layer includes interconnects, a bus or non-blocking switches, and optionally memory blocks and direct memory access engines. The NoC die layer improves on-chip communications by providing fast and direct interconnection circuitry between various parts of the programmable chip die.Type: GrantFiled: March 3, 2008Date of Patent: April 20, 2010Assignee: Altera CorporationInventors: Francis Man-Chit Chow, Rakesh H. Patel, Erhard Joachim Pistorius
-
Patent number: 7698482Abstract: A serial interface for a programmable logic device supports a wide range of data rates by providing a first number of channels supporting a first range of data rates and a second number of channels supporting a second range of data rates. The first range of data rates is preferably lower than the second range of data rates and preferably the first number of channels is higher than the second number of channels which preferably is 1. For backward compatibility with existing devices, the first number of channels in each interface preferably is four. Each channel preferably includes a physical medium attachment module and a physical coding sublayer module. Each of the higher-speed channels in the second number of channels preferably also includes a clock management unit, while the lower-speed channels in the first number of channels preferably share one or more clock management units.Type: GrantFiled: July 8, 2005Date of Patent: April 13, 2010Assignee: Altera CorporationInventors: Ramanand Venkata, Rakesh H. Patel, Chong H. Lee
-
Patent number: 7693691Abstract: Systems and methods for accurately and quickly simulating link performance of a transceiver operating with any given transmission medium are provided. Accurate and quick link simulations may be provided using a link simulation platform. The link simulation platform may simulate link performance using transceiver behavioral models (e.g., transmitter and receiver behavioral models) that incorporate silicon level parameters, which parameters enable the behavioral models to substantially emulate the actual behavior of the transceiver portions of the link.Type: GrantFiled: September 19, 2006Date of Patent: April 6, 2010Assignee: Altera CorporationInventors: Yuming Tao, William W. Bereza, Rakesh H. Patel, Tad Kwasniewski, Sergey Shumarayev, Shoujun Wang, Miao Li
-
Patent number: 7680232Abstract: The disclosed invention is a technology for producing a recovered clock signal using a multi-mode clock data recovery (CDR) circuit that accommodates a flexible range operating frequencies F and consecutive identical digit requirements CID. In a first mode of operation, a controlled oscillator produces the recovered clock signal, and in a second mode of operation, a phase interpolator produces the recovered clock signal. The multi-mode CDR circuit operates in the first mode if (CID/F) is less than a threshold time value and in the second mode if (CID/F) is greater than the threshold time value.Type: GrantFiled: January 21, 2005Date of Patent: March 16, 2010Assignee: Altera CorporationInventors: Sergey Y Shumarayev, Rakesh H Patel, Wilson Wong, Tim T Hoang
-
Publication number: 20100058099Abstract: High-speed serial data transceiver circuitry on a programmable logic device (“PLD”) includes some channels that are able to operate at data rates up to a first, relatively low maximum data rate, and other channels that are able to operate at data rates up to a second, relatively high maximum data rate. The relatively low-speed channels are served by relatively low-speed phase locked loop (“PLL”) circuitry, and have other circuit components that are typically needed for handling data that is transmitted at relatively low data rates. The relatively high-speed channels are served by relatively high-speed PLLs, and have other circuit components that are typically needed for handling data that is transmitted at relatively high data rates.Type: ApplicationFiled: October 9, 2009Publication date: March 4, 2010Applicant: ALTERA CORPORATIONInventors: Sergey Shumarayev, Bill W. Bereza, Chong H. Lee, Rakesh H. Patel, Wilson Wong
-
Patent number: 7656323Abstract: An all-digital serializer-de-serializer includes an all-digital clock multiplier unit (CMU) circuit, an all-digital clock and data recovery (CDR) circuit, a multiplexer (MUX), and a demultiplexer (DeMUX). The all-digital clock and data recovery (CDR) circuit couples to the all-digital clock multiplier unit (CMU) circuit. The multiplexer (MUX), couples to all-digital clock multiplier unit (CMU) circuit, and serializes data. The demultiplexer (DeMUX), couples to the all-digital clock and data recovery (CDR) circuit, and de-serializes data.Type: GrantFiled: May 12, 2008Date of Patent: February 2, 2010Assignee: Altera CorporationInventors: William W. Bereza, Tad Kwasniewski, Rakesh H. Patel
-
Patent number: 7646217Abstract: In a programmable logic device, some or all of the parallel interconnect resources are replaced by serial interconnect resources within the device. Some or all of the functional blocks on the device are supplemented with serial interfaces. Although this makes the functional blocks more complex, it allows a significant reduction in the area consumed by interconnect resources. This translates into a significant reduction in device power consumption. The serial interfaces may operate synchronously from a global device clock (such as a PLL). In some cases, serial interfaces that are provided in the input/output blocks for external signalling can be omitted because the serial interfaces in the functional blocks can take over the external serial interface function as well, although in those cases the serial interfaces in the functional blocks would have to be more complex because they would have to be able to operate asynchronously with external devices.Type: GrantFiled: October 5, 2006Date of Patent: January 12, 2010Assignee: Altera CorporationInventors: Ramanand Venkata, Rakesh H. Patel, Chong H. Lee
-
Publication number: 20090315627Abstract: Configurable phase-locked loop circuitry is provided. The phase-locked loop circuitry may include a buffer having a buffer output and a multiplexer having inputs and an output. The phase-locked loop circuitry may include multiple voltage-controlled oscillators. The phase-locked loop circuitry may be configured to switch a desired one of the voltage-controlled oscillators into use. Each voltage-controlled oscillator may be controlled by control signals applied to a control input for that voltage-controlled oscillator. The control input of each voltage-controlled oscillator may be connected to the buffer output. The output of each voltage-controlled oscillator may be connected to a respective one of the multiplexer inputs. Power-down transistors may be used to disable unused voltage-controlled oscillators to conserve power. The power-down transistors and the multiplexer may be controlled by signals from programmable elements.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Inventors: William W. Bereza, Rakesh H. Patel
-
Publication number: 20090302887Abstract: A programmable logic device (PLD) includes a driver circuit, a configuration memory, and a control circuit. The configuration memory stores driver strength information for the driver circuit. The control circuit uses the driver strength information stored in the configuration circuit to control the driver strength of the driver.Type: ApplicationFiled: September 23, 2008Publication date: December 10, 2009Inventors: Tad Kwasniewski, Rakesh H. Patel
-
Publication number: 20090284292Abstract: Systems and methods for adjusting a signal received from a communication path are disclosed. A receiver can receive a signal from a communication path which attenuates at least some frequency components of the signal. The receiver can include an equalization block that adjusts at least some of the frequency content of the received signal, a signal normalization block that provides a normalized signal amplitude and/or a normalized edge slope, and a control block. In one embodiment, the control block controls frequency adjustment in the equalization block for high frequencies but not for low frequencies. For low frequency adjustment, the control block controls the normalized signal amplitude in the signal normalization block. In this manner, controlled adjustment for low frequency content is performed in the signal normalization block.Type: ApplicationFiled: July 28, 2009Publication date: November 19, 2009Applicant: Altera CorporationInventors: Wilson Wong, Rakesh H. Patel, Sergey Shumarayev, Tin H. Lai
-
Publication number: 20090285275Abstract: Systems and methods for adjusting a signal received from a communication path are disclosed. A receiver can receive a signal from a communication path which attenuates at least some frequency components of the signal. The receiver can include an equalization block that adjusts at least some of the frequency content of the received signal, a signal normalization block that provides a normalized signal amplitude and/or a normalized edge slope, and a control block. In one embodiment, the control block controls frequency adjustment in the equalization block for high frequencies but not for low frequencies. For low frequency adjustment, the control block controls the normalized signal amplitude in the signal normalization block. In this manner, controlled adjustment for low frequency content is performed in the signal normalization block.Type: ApplicationFiled: July 28, 2009Publication date: November 19, 2009Applicant: Altera CorporationInventors: Wilson Wong, Rakesh H. Patel, Sergey Shumarayev, Tin H. Lai
-
Publication number: 20090279597Abstract: Incoming data at a high-speed serial receiver is digitized and then digital signal processing (DSP) techniques may be used to perform digital equalization. Such digital techniques may be used to correct various data anomalies. In particular, in a multi-channel system, where crosstalk may be of concern, knowledge of the characteristics of the other channels, or even the data on those channels, may allow crosstalk to be subtracted out. Knowledge of data channel geometries, particularly in the context of backplane transmissions, may allow echoes and reflections caused by connectors to be subtracted out. As data rates increase, fractional rate processing can be employed. For example, the analog-to-digital conversion can be performed at half-rate and then two DSPs can be used in parallel to maintain throughput at the higher initial clock rate. At even higher rates, quadrature techniques can allow analog-to-digital conversion at quarter-rate, with four DSPs used in parallel.Type: ApplicationFiled: May 8, 2008Publication date: November 12, 2009Applicant: Altera CorporationInventors: William W. Bereza, Albert Vareljian, Rakesh H. Patel
-
Patent number: 7616657Abstract: High-speed serial data transceiver circuitry on a programmable logic device (“PLD”) includes some channels that are able to operate at data rates up to a first, relatively low maximum data rate, and other channels that are able to operate at data rates up to a second, relatively high maximum data rate. The relatively low-speed channels are served by relatively low-speed phase locked loop (“PLL”) circuitry, and have other circuit components that are typically needed for handling data that is transmitted at relatively low data rates. The relatively high-speed channels are served by relatively high-speed PLLs, and have other circuit components that are typically needed for handling data that is transmitted at relatively high data rates.Type: GrantFiled: April 11, 2006Date of Patent: November 10, 2009Assignee: Altera CorporationInventors: Sergey Shumarayev, Bill W Bereza, Chong H Lee, Rakesh H Patel, Wilson Wong
-
Patent number: 7590207Abstract: A serial interface for a programmable logic device can be used as a conventional high-speed quad interface, but also allows an individual channel, if not otherwise being used, to be programmably configured as a loop circuit (e.g., a phase-locked loop). This is accomplished by disabling the data loop of clock-data recovery circuitry in the channel, and reconfiguring the reference loop to operate as a loop circuit. In addition, instead of providing a high-speed quad interface having four channels and one or more clock management units (CMUs), a more flexible interface having five or more channels can be provided, and when it is desired to use the interface as a high-speed quad interface, one or more channels can be configured as loop circuits to function as CMUs.Type: GrantFiled: October 20, 2005Date of Patent: September 15, 2009Assignee: Altera CorporationInventors: Sergey Y Shumarayev, Rakesh H Patel, Wilson Wong, Tim Tri Hoang, William Bereza
-
Patent number: 7589651Abstract: A serial interface for a programmable logic device (PLD) uses an analog-to-digital converter (ADC) in place of conventional signal detect and receiver detect circuitry. A separate ADC can be used in each receiver and each transmitter in each serial interface on the PLD. Alternatively, time division multiplexing can be used to allow the receiver and transmitter in each receiver/transmitter pair, or even multiple receiver/transmitter pairs, to share a single ADC. When none of the receiver/transmitter pairs associated with a particular ADC is being used, the ADC can be accessed for use simply as an ADC.Type: GrantFiled: August 25, 2006Date of Patent: September 15, 2009Assignee: Altera CorporationInventors: Sergey Shumarayev, Rakesh H. Patel, Wilson Wong