Patents by Inventor Ramanand Venkata
Ramanand Venkata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210011875Abstract: Mechanisms and techniques for configuring a configurable slave device using a high speed serial link where a different number of lanes of the high speed serial link are used to send data between the slave device and a master device, depending on whether the slave device is in configuration mode or in normal operations mode, are provided.Type: ApplicationFiled: May 11, 2020Publication date: January 14, 2021Inventors: Ramanand Venkata, Gopi Krishnamurthy
-
Patent number: 10649944Abstract: Mechanisms and techniques for configuring a configurable slave device using a high speed serial link where a different number of lanes of the high speed serial link are used to send data between the slave device and a master device, depending on whether the slave device is in configuration mode or in normal operations mode, are provided.Type: GrantFiled: June 26, 2017Date of Patent: May 12, 2020Assignee: Altera CorporationInventors: Ramanand Venkata, Gopi Krishnamurthy
-
Publication number: 20170357606Abstract: Mechanisms and techniques for configuring a configurable slave device using a high speed serial link where a different number of lanes of the high speed serial link are used to send data between the slave device and a master device, depending on whether the slave device is in configuration mode or in normal operations mode, are provided.Type: ApplicationFiled: June 26, 2017Publication date: December 14, 2017Inventors: Ramanand Venkata, Gopi Krishnamurthy
-
Patent number: 9843332Abstract: Systems and methods are provided for distributing clocks or other signals on an integrated circuit. In some aspects, one or more distributed deskewing objects are provisioned for reducing or eliminating skew while linking multiple clock distribution segments into one clock tree of an arbitrary shape and size.Type: GrantFiled: April 25, 2017Date of Patent: December 12, 2017Assignee: Altera CorporationInventors: Ramanand Venkata, Dana How, Christopher Lane
-
Patent number: 9690741Abstract: Mechanisms and techniques for configuring a configurable slave device using a high speed serial link where a different number of lanes of the high speed serial link are used to send data between the slave device and a master device, depending on whether the slave device is in configuration mode or in normal operations mode, are provided.Type: GrantFiled: July 15, 2013Date of Patent: June 27, 2017Assignee: Altera CorporationInventors: Ramanand Venkata, Gopi Krishnamurthy
-
Patent number: 9660630Abstract: Systems and methods are provided for distributing clocks or other signals on an integrated circuit. In some aspects, one ore more distributed deskewing objects are provisioned for reducing or eliminating skew while linking multiple clock distribution segments into one clock tree of an arbitrary shape and size.Type: GrantFiled: October 17, 2016Date of Patent: May 23, 2017Assignee: Altera CorporationInventors: Ramanand Venkata, Dana How, Christopher Lane
-
Patent number: 9606573Abstract: Circuitry accepts an input signal and distributes the input signal to a plurality of locations within the circuitry. The circuitry includes a first circuit element and a second circuit element. The circuitry further includes a first plurality of wire segments that are substantially aligned to form a first bundle, and include a first wire segment. The circuitry further includes a second plurality of wire segments that are substantially aligned to form a second bundle, and have a second wire segment. An intersection element of the first bundle and the second bundle includes a first interconnecting wire segment that connects the first wire segment and the second wire segment, and the input signal is routed from the first wire segment to the second wire segment via the first interconnecting wire segment. The input signal is further transmitted to the second element from the second wire segment.Type: GrantFiled: June 26, 2015Date of Patent: March 28, 2017Assignee: Altera CorporationInventors: Carl Ebeling, Dana How, Herman Henry Schmit, Vadim Gutnik, Ramanand Venkata
-
Patent number: 9515880Abstract: An integrated circuit device may include processing circuits that can be dynamically reconfigured to perform different tasks each of which utilizes different system clock resources. The device may include clock selection circuitry that can selectively route desired clock signals to corresponding processing circuits. The clock signal provided to each processing circuit may be selected based on a current configuration of that processing circuit. Client processing circuits in a network switch may be coupled to interchangeable client networks. The client processing circuits may be dynamically reconfigured based on characteristics of the client networks that are currently coupled to the network switch. By dynamically selecting which clock resources are provided to the processing circuits, clock resources such as global clock signals that are relatively scarce may be reserved for processing circuits that can only function with the relatively scarce clock resources.Type: GrantFiled: December 28, 2011Date of Patent: December 6, 2016Assignee: Altera CorporationInventors: Ramanand Venkata, Henry Y. Lui, Victor Maruri, David W. Mendel, Andrew Bellis
-
Patent number: 9503057Abstract: Systems and methods are provided for distributing clocks or other signals on an integrated circuit. In some aspects, one or more distributed deskewing objects are provisioned for reducing or eliminating skew while linking multiple clock distribution segments into one clock tree of an arbitrary shape and size.Type: GrantFiled: December 20, 2013Date of Patent: November 22, 2016Assignee: Altera CorporationInventors: Ramanand Venkata, Dana How, Christopher Lane
-
Patent number: 9473112Abstract: Systems and methods are provided for distributing clocks or other signals on an integrated circuit. In some aspects, one or more distributed deskewing objects are provisioned for reducing or eliminating skew while linking multiple clock distribution segments into one clock tree of an arbitrary shape and size.Type: GrantFiled: December 20, 2013Date of Patent: October 18, 2016Assignee: Altera CorporationInventors: Ramanand Venkata, Dana How, Christopher Lane
-
Patent number: 9438272Abstract: Phase locked loop circuitry operates digitally, to at least a large extent, to select from a plurality of phase-distributed candidate clock signals the signal that is closest in phase to transitions in another signal such as a clock data recovery (“CDR”) signal. The circuitry is constructed and operated to avoid glitches in the output clock signal that might otherwise result from changes in selection of the candidate clock signal. Frequency division of the candidate clock signals may be used to help the circuitry support serial communication at bit rates below frequencies that an analog portion of the phase locked loop circuitry can economically provide. Over-transmission or over-sampling may be used on the transmit side for similar reasons.Type: GrantFiled: July 15, 2014Date of Patent: September 6, 2016Assignee: Altera CorporationInventors: Ramanand Venkata, Chong H. Lee
-
Patent number: 9077341Abstract: In an embodiment of the present invention, a programmable matrix is provided for flexibly allocating communication resources among functional circuit blocks. For example, in an embodiment of the present invention, a programmable matrix is provided that allocations communications channels such as transceiver channels among various PCIe hard IP blocks that may be contained within a programmable logic device (PLD).Type: GrantFiled: March 14, 2013Date of Patent: July 7, 2015Assignee: Altera CorporationInventors: Catherine Chingi Chang, Henry Y. Liu, Ramanand Venkata
-
Patent number: 9077330Abstract: Serializer circuitry for high-speed serial data transmitter circuitry on a programmable logic device (“PLD”) or the like includes circuitry for converting parallel data having any of several data widths to serial data. The circuitry can also operate at any frequency in a wide range of frequencies, and can make use of reference clock signals having any of several relationships to the parallel data rate and/or the serial data rate. The circuitry is configurable/re-configurable in various respects, at least some of which configuration/re-configuration can be dynamically controlled (i.e., during user-mode operation of the PLD).Type: GrantFiled: September 10, 2013Date of Patent: July 7, 2015Assignee: Altera CorporationInventors: Toan Thanh Nguyen, Thungoc M. Tran, Sergey Shumarayev, Arch Zaliznyak, Shoujun Wang, Ramanand Venkata, Chong H. Lee
-
Patent number: 9024673Abstract: An integrated circuit includes a first vertical clock bus and a first interface circuit coupled to provide first global clock signals to the first vertical clock bus. The first interface circuit is coupled to a first external terminal of the integrated circuit. The integrated circuit also includes a second vertical clock bus and a second interface circuit coupled to provide second global clock signals to the second vertical clock bus. The second interface circuit is coupled to a second external terminal of the integrated circuit. A third horizontal clock bus is coupled to provide the first and the second global clock signals from the first and the second vertical clock buses to a center region of the integrated circuit.Type: GrantFiled: November 8, 2013Date of Patent: May 5, 2015Assignee: Altera CorporationInventors: Ramanand Venkata, Ryan Fung, Ketan H. Zaveri
-
Patent number: 8994425Abstract: A circuit includes first and second aligner circuits and a deskew circuit. The first aligner circuit is operable to align a first input serial data signal with a control signal to generate a first aligned serial data signal. The second aligner circuit is operable to align a second input serial data signal with the control signal to generate a second aligned serial data signal. The deskew circuit is operable to reduce skew between the first and the second aligned serial data signals to generate first and second output serial data signals.Type: GrantFiled: August 3, 2012Date of Patent: March 31, 2015Assignee: Altera CorporationInventors: Ramanand Venkata, Henry Lui, Arch Zaliznyak
-
Publication number: 20150019777Abstract: Mechanisms and techniques for configuring a configurable slave device using a high speed serial link where a different number of lanes of the high speed serial link are used to send data between the slave device and a master device, depending on whether the slave device is in configuration mode or in normal operations mode, are provided.Type: ApplicationFiled: July 15, 2013Publication date: January 15, 2015Inventors: Ramanand Venkata, Gopi Krishnamurthy
-
Patent number: 8923440Abstract: Transmitter and receiver circuitry for 64b/66b encoding or other similar padded data signalling. The required transmitter clock circuitry is simplified by using one clock signal source as a basis for at least partly processing the data both before and after padding. Appropriate frequency multiplication and division factors are employed to make this possible. Similar techniques are used in receiver circuitry.Type: GrantFiled: September 19, 2008Date of Patent: December 30, 2014Assignee: Altera CorporationInventors: Ramanand Venkata, Binh Ton
-
Patent number: 8812893Abstract: One embodiment relates an apparatus which includes a plurality of local synchronous divider circuits, each local synchronous divider circuit being configured to receive a serial clock signal and a reset signal and generate a local clock signal. The apparatus further includes a clock distribution network configured to distribute the serial clock signal to the plurality of local synchronous divider circuits and a signal distribution network configured to distribute the reset signal to the plurality of local synchronous divider circuits. Another embodiment relates to a method of distributing a serial clock signal and a reset signal to a plurality of local synchronous divider circuits and generating a local clock signal at each of the plurality of local synchronous divider circuits. Other embodiments, aspects, and features are also disclosed.Type: GrantFiled: June 1, 2012Date of Patent: August 19, 2014Assignee: Altera CorporationInventors: Ramanand Venkata, Henry Y. Lui
-
Patent number: 8804890Abstract: Phase locked loop circuitry operates digitally, to at least a large extent, to select from a plurality of phase-distributed candidate clock signals the signal that is closest in phase to transitions in another signal such as a clock data recovery (“CDR”) signal. The circuitry is constructed and operated to avoid glitches in the output clock signal that might otherwise result from changes in selection of the candidate clock signal. Frequency division of the candidate clock signals may be used to help the circuitry support serial communication at bit rates below frequencies that an analog portion of the phase locked loop circuitry can economically provide. Over-transmission or over-sampling may be used on the transmit side for similar reasons.Type: GrantFiled: May 31, 2013Date of Patent: August 12, 2014Assignee: Altera CorporationInventors: Ramanand Venkata, Chong H. Lee
-
Patent number: 8692595Abstract: An integrated circuit with at least two LC-based phase-locked loop circuits and a high-speed serial interface circuit having multiple channels is provided. Each phase-locked loop circuit may include an oscillator having a varactor and multiple inductors. The oscillator may be configured to generate signals at different frequency ranges as determined by the inductors and the varactor. The LC-based phase-locked loop circuits may be produced such that all frequency ranges together provide the continuous coverage of an octave, thereby enabling the phase-locked loop circuits to generate a clock signal with high quality factors and desirable phase noise and jitter performance at an arbitrary frequency. Since the channels of the high-speed serial interface circuit may receive a clock signal having an arbitrary frequency, the high-speed serial interface circuit may be configured to support any communications protocol.Type: GrantFiled: March 14, 2013Date of Patent: April 8, 2014Assignee: Altera CorporationInventors: David W. Mendel, Sergey Shumarayev, Ramanand Venkata