Patents by Inventor Reid Wistort
Reid Wistort has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9384835Abstract: Circuits and methods for performing search operations in a content addressable memory (CAM) array are provided. A system for searching a CAM includes a circuit that selectively activates a main-search of a two stage CAM search while a pre-search of the two stage CAM search is still active.Type: GrantFiled: May 29, 2012Date of Patent: July 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Daniel A. Dobson, Travis R. Hebig, Reid A. Wistort
-
Publication number: 20130326111Abstract: Circuits and methods for performing search operations in a content addressable memory (CAM) array are provided. A system for searching a CAM includes a circuit that selectively activates a main-search of a two stage CAM search while a pre-search of the two stage CAM search is still active.Type: ApplicationFiled: May 29, 2012Publication date: December 5, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor ARSOVSKI, Daniel A. DOBSON, Travis R. HEBIG, Reid A. WISTORT
-
Patent number: 8437201Abstract: A dual word-line level shifter circuit and associated SRAM. A circuit is disclosed that includes a first transistor gated by a data input at the lower voltage, and a second transistor gated by a restore input at the higher voltage, wherein the first and second transistors are coupled along a series path to a source at the higher voltage; a control node along the series path; an output node coupled to the control node via a first pair of parallel transistors; and a feedback circuit having a second pair of parallel transistors and a feedback transistor, wherein the feedback transistor couples the second pair of parallel transistors to the control node and is gated by the output node.Type: GrantFiled: February 6, 2012Date of Patent: May 7, 2013Assignee: International Business Machines CorporationInventors: Igor Arsovski, Matthew W. Deming, Darryl R. Hill, Harold Pilo, Reid A. Wistort
-
Patent number: 8233302Abstract: A content addressable memory (CAM) device includes an array of memory cells arranged in rows and columns; compare circuitry configured to indicate match results of search data presented to each row of the array; and compare circuitry configured to indicate match results of search data presented to each column of the array, thereby resulting in a two-dimensional search capability of the array.Type: GrantFiled: January 4, 2011Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Igor Arsovski, Michael T. Fragano, Rahul K. Nadkarni, Reid A. Wistort
-
Patent number: 8218378Abstract: A dual word-line level shifter circuit and associated SRAM. A circuit is disclosed that includes a first transistor gated by a data input at the lower voltage, and a second transistor gated by a restore input at the higher voltage, wherein the first and second transistors are coupled along a series path to a source at the higher voltage; a control node along the series path; an output node coupled to the control node via a first pair of parallel transistors; and a feedback circuit having a second pair of parallel transistors and a feedback transistor, wherein the feedback transistor couples the second pair of parallel transistors to the control node and is gated by the output node.Type: GrantFiled: October 14, 2009Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Igor Arsovski, Matthew W. Deming, Darryl R. Hill, Harold Pilo, Reid A. Wistort
-
Publication number: 20120134221Abstract: A dual word-line level shifter circuit and associated SRAM. A circuit is disclosed that includes a first transistor gated by a data input at the lower voltage, and a second transistor gated by a restore input at the higher voltage, wherein the first and second transistors are coupled along a series path to a source at the higher voltage; a control node along the series path; an output node coupled to the control node via a first pair of parallel transistors; and a feedback circuit having a second pair of parallel transistors and a feedback transistor, wherein the feedback transistor couples the second pair of parallel transistors to the control node and is gated by the output node.Type: ApplicationFiled: February 6, 2012Publication date: May 31, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Matthew W. Deming, Darryl R. Hill, Harold Pilo, Reid A. Wistort
-
Publication number: 20110096582Abstract: A content addressable memory (CAM) device includes an array of memory cells arranged in rows and columns; compare circuitry configured to indicate match results of search data presented to each row of the array; and compare circuitry configured to indicate match results of search data presented to each column of the array, thereby resulting in a two-dimensional search capability of the array.Type: ApplicationFiled: January 4, 2011Publication date: April 28, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Michael T. Fragano, Rahul K. Nadkarni, Reid A. Wistort
-
Publication number: 20110085390Abstract: A dual word-line level shifter circuit and associated SRAM. A circuit is disclosed that includes a first transistor gated by a data input at the lower voltage, and a second transistor gated by a restore input at the higher voltage, wherein the first and second transistors are coupled along a series path to a source at the higher voltage; a control node along the series path; an output node coupled to the control node via a first pair of parallel transistors; and a feedback circuit having a second pair of parallel transistors and a feedback transistor, wherein the feedback transistor couples the second pair of parallel transistors to the control node and is gated by the output node.Type: ApplicationFiled: October 14, 2009Publication date: April 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Matthew W. Deming, Darryl R. Hill, Harold Pilo, Reid A. Wistort
-
Patent number: 7924588Abstract: A content addressable memory (CAM) device includes an array of memory cells arranged in rows and columns; compare circuitry configured to indicate match results of search data presented to each row of the array; and compare circuitry configured to indicate match results of search data presented to each column of the array, thereby resulting in a two-dimensional search capability of the array.Type: GrantFiled: December 3, 2007Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Igor Arsovski, Michael T. Fragano, Rahul K. Nadkarni, Reid A. Wistort
-
Patent number: 7688611Abstract: This patent describes a method for switching search-lines in a Content Addressable Memory (CAM) asynchronously to improve CAM speed and reduce CAM noise without affecting its power performance. This is accomplished by resetting the match-lines prior to initiating a search and then applying a search word to the search-lines. A reference match-line is provided to generate the timing for the search operation and provide the timing for the asynchronous application of the search data on the SLs. Additional noise reduction is achieved through the staggering of the search data application on the SLs through programmable delay elements.Type: GrantFiled: March 12, 2008Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Igor Arsovski, Rahul K. Nadkami, Reid A. Wistort
-
Publication number: 20090141528Abstract: A content addressable memory (CAM) device includes an array of memory cells arranged in rows and columns; compare circuitry configured to indicate match results of search data presented to each row of the array; and compare circuitry configured to indicate match results of search data presented to each column of the array, thereby resulting in a two-dimensional search capability of the array.Type: ApplicationFiled: December 3, 2007Publication date: June 4, 2009Inventors: Igor Arsovski, Michael T. Fragano, Rahul K. Nadkarni, Reid A. Wistort
-
Patent number: 7515449Abstract: This patent describes a method for switching search-lines in a Content Addressable Memory (CAM) asynchronously to improve CAM speed and reduce CAM noise without affecting its power performance. This is accomplished by resetting the match-lines prior to initiating a search and then applying a search word to the search-lines. A reference match-line is provided to generate the timing for the search operation and provide the timing for the asynchronous application of the search data on the SLs. Additional noise reduction is achieved through the staggering of the search data application on the SLs through programmable delay elements.Type: GrantFiled: September 15, 2006Date of Patent: April 7, 2009Assignee: International Business Machines CorporationInventors: Igor Arsovski, Rahul K. Nadkarni, Reid A. Wistort
-
Publication number: 20080080223Abstract: This patent describes a method for switching search-lines in a Content Addressable Memory (CAM) asynchronously to improve CAM speed and reduce CAM noise without affecting its power performance. This is accomplished by resetting the match-lines prior to initiating a search and then applying a search word to the search-lines. A reference match-line is provided to generate the timing for the search operation and provide the timing for the asynchronous application of the search data on the SLs.Type: ApplicationFiled: September 15, 2006Publication date: April 3, 2008Inventors: Igor Arsovski, Rahul K. Nadkarni, Reid A. Wistort
-
Publication number: 20080046789Abstract: This patent describes a method for varying the amplitude and frequency of power supply oscillations produced by content addressable memories or other critical circuits using BIST. Supply oscillations are produced by performing noisy (high switching activity—high current demand) searches followed by quiet (low switching activity—low current demand) searches. The amplitude and frequency of oscillations can be varied by changing the number of noisy and quiet searches e.g. pattern 1-noisy quiet, noisy, quiet; pattern 2-noisy, noisy, quiet, noisy, noisy, quiet, etc. By going through different patterns the current demand from the CAM macro increases the likelihood of producing worst—case noise and enables testing of CAM operation as well as surrounding circuitry in these noisy conditions.Type: ApplicationFiled: August 21, 2006Publication date: February 21, 2008Inventors: Igor Arsovski, Valerie Chickanosky, Rahul Nadkarni, Michael Oucllette, Reid Wistort
-
Patent number: 7117400Abstract: An integrated circuit including: a set of bitlines; a set of data lines; means for coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, the second respective bitline being adjacent to the first respective bitline; and means for maintaining the first respective bitline at a desired potential after the data line is coupled to the second bitline.Type: GrantFiled: November 13, 2002Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Kevin A. Batson, Robert E. Busch, Garrett S. Koch, Fred J. Towler, Reid A. Wistort
-
Patent number: 7049873Abstract: A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.Type: GrantFiled: February 23, 2004Date of Patent: May 23, 2006Assignee: International Business Machines CorporationInventors: Harold Pilo, Reid A. Wistort
-
Patent number: 6998897Abstract: A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.Type: GrantFiled: February 24, 2004Date of Patent: February 14, 2006Assignee: International Business Machines CorporationInventors: Harold Pilo, Reid A. Wistort
-
Publication number: 20050184775Abstract: A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.Type: ApplicationFiled: February 23, 2004Publication date: August 25, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Harold Pilo, Reid Wistort
-
Publication number: 20050184776Abstract: A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.Type: ApplicationFiled: February 24, 2004Publication date: August 25, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Harold Pilo, Reid Wistort
-
Patent number: 6791855Abstract: The present invention provides a memory architecture that allows memory checking and replacement of defective words by spare elements already provided on the chip that do not increase the chip size. The method of the invention uses a separate redundant array architecture to provide address translation, so that the redundant entries are represented as the correct entry index that they are replacing.Type: GrantFiled: August 14, 2003Date of Patent: September 14, 2004Assignee: International Business Machines CorporationInventors: Kevin A. Batson, Robert E. Busch, Gary S. Koch, Fred J. Towler, Reid A. Wistort