Patents by Inventor Richard C. Li
Richard C. Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11957893Abstract: A neuromodulation therapy is delivered via at least one electrode implanted subcutaneously and superficially to a fascia layer superficial to a nerve of a patient. In one example, an implantable medical device is deployed along a superficial surface of a deep fascia tissue layer superficial to a nerve of a patient. Electrical stimulation energy is delivered to the nerve through the deep fascia tissue layer via implantable medical device electrodes.Type: GrantFiled: August 25, 2020Date of Patent: April 16, 2024Assignee: Medtronic, Inc.Inventors: Brad C. Tischendorf, John E. Kast, Thomas P. Miltich, Gordon O. Munns, Randy S. Roles, Craig L. Schmidt, Joseph J. Viavattine, Christian S. Nielsen, Prabhakar A. Tamirisa, Anthony M. Chasensky, Markus W. Reiterer, Chris J. Paidosh, Reginald D. Robinson, Bernard Q. Li, Erik R. Scott, Phillip C. Falkner, Xuan K. Wei, Eric H. Bonde, David A. Dinsmoor, Duane L. Bourget, Forrest C M Pape, Gabriela C. Molnar, Joel A. Anderson, Michael J. Ebert, Richard T. Stone, Shawn C. Kelley, Stephen J. Roddy, Timothy J. Denison, Todd V. Smith
-
Patent number: 11957894Abstract: A neuromodulation therapy is delivered via at least one electrode implanted subcutaneously and superficially to a fascia layer superficial to a nerve of a patient. In one example, an implantable medical device is deployed along a superficial surface of a deep fascia tissue layer superficial to a nerve of a patient. Electrical stimulation energy is delivered to the nerve through the deep fascia tissue layer via implantable medical device electrodes.Type: GrantFiled: August 25, 2020Date of Patent: April 16, 2024Assignee: Medtronic, Inc.Inventors: Anthony M. Chasensky, Bernard Q. Li, Brad C. Tischendorf, Chris J. Paidosh, Christian S. Nielsen, Craig L. Schmidt, David A. Dinsmoor, Duane L. Bourget, Eric H. Bonde, Erik R. Scott, Forrest C M Pape, Gabriela C. Molnar, Gordon O. Munns, Joel A. Anderson, John E. Kast, Joseph J. Viavattine, Markus W. Reiterer, Michael J. Ebert, Phillip C. Falkner, Prabhakar A. Tamirisa, Randy S. Roles, Reginald D. Robinson, Richard T. Stone, Shawn C. Kelley, Stephen J. Roddy, Thomas P. Miltich, Timothy J. Denison, Todd V. Smith, Xuan K. Wei
-
Patent number: 8218277Abstract: A system for protecting metal oxide semiconductor field effect transistor (MOSFET) output drivers within an integrated circuit (IC) from an electrostatic discharge (ESD) includes a first MOSFET output driver and a second MOSFET output driver positioned within a common IC diffusion material. The system includes a contact ring coupled to the common IC diffusion material and arranged along an outer edge of a perimeter surrounding the MOSFET output drivers. A centroid of each MOSFET output driver is common with a centroid of the perimeter surrounding both MOSFET output drivers. Each MOSFET output driver has a value of substrate resistance (Rsub) that initiates bipolar snapback in the MOSFET output driver at which an ESD event occurs. The value of Rsub depends upon a composite distance from the centroid of each MOSFET output driver to the contact ring.Type: GrantFiled: September 8, 2009Date of Patent: July 10, 2012Assignee: Xilinx, Inc.Inventors: Richard C. Li, James Karp
-
Patent number: 8134813Abstract: An input/output (“I/O”) circuit has a first N-channel metal-oxide semiconductor (“NMOS”) field-effect transistor (“FET”) coupled to the input pin with a silicide block. A first P-channel metal-oxide semiconductor (“PMOS”) FET is directly connected to the input pin, with its N-well electrically coupled to an ESD well bias circuit. An NMOS low-voltage differential signal (“LVDS”) driver is also directly connected to the input pin, and has cascaded NMOS FETs. The first NMOS FET of the LVDS driver is fabricated within a first P-tap guard ring electrically coupled to ground and an N-well guard ring coupled to the ESD well bias. The second NMOS FET of the LVDS driver is fabricated within a second P-tap guard ring electrically coupled to ground.Type: GrantFiled: January 29, 2009Date of Patent: March 13, 2012Assignee: Xilinx, Inc.Inventors: James Karp, Richard C. Li, Fu-Hing Ho, Mohammed Fakhruddin
-
Publication number: 20110058290Abstract: A system for protecting metal oxide semiconductor field effect transistor (MOSFET) output drivers within an integrated circuit (IC) from an electrostatic discharge (ESD) includes a first MOSFET output driver and a second MOSFET output driver positioned within a common IC diffusion material. The system includes a contact ring coupled to the common IC diffusion material and arranged along an outer edge of a perimeter surrounding the MOSFET output drivers. A centroid of each MOSFET output driver is common with a centroid of the perimeter surrounding both MOSFET output drivers. Each MOSFET output driver has a value of substrate resistance (Rsub) that initiates bipolar snapback in the MOSFET output driver at which an ESD event occurs. The value of Rsub depends upon a composite distance from the centroid of each MOSFET output driver to the contact ring.Type: ApplicationFiled: September 8, 2009Publication date: March 10, 2011Applicant: Xilinx, Inc.Inventors: Richard C. Li, James Karp
-
Publication number: 20100188787Abstract: An input/output (“I/O”) circuit has a first N-channel metal-oxide semiconductor (“NMOS”) field-effect transistor (“FET”) coupled to the input pin with a silicide block. A first P-channel metal-oxide semiconductor (“PMOS”) FET is directly connected to the input pin, with its N-well electrically coupled to an ESD well bias circuit. An NMOS low-voltage differential signal (“LVDS”) driver is also directly connected to the input pin, and has cascaded NMOS FETs. The first NMOS FET of the LVDS driver is fabricated within a first P-tap guard ring electrically coupled to ground and an N-well guard ring coupled to the ESD well bias. The second NMOS FET of the LVDS driver is fabricated within a second P-tap guard ring electrically coupled to ground.Type: ApplicationFiled: January 29, 2009Publication date: July 29, 2010Applicant: XILINX, INC.Inventors: James Karp, Richard C. Li, Fu-Hing Ho, Mohammed Fakhruddin
-
Patent number: 7701070Abstract: An integrated circuit device is described. In particular, the integrated circuit comprises a substrate comprising active devices; a plurality of metal layers formed over the substrate, the plurality of metal layers being separated by insulating layers; a plurality of vias enabling connections to the active devices of the substrate; a contact pad support structure defining an opening in a metal layer of the plurality of metal layers and being coupled to an interconnect line; and a contact pad formed over the contact pad support structure. A method of implementing a contact pad in an integrated circuit is also disclosed.Type: GrantFiled: December 4, 2006Date of Patent: April 20, 2010Assignee: XILINX, Inc.Inventors: Richard C. Li, Abu K. Eghan, Qi Lin
-
Patent number: 7626423Abstract: An output circuit allows the slew rate of its output signal to be selectively adjusted. The output driver circuit includes an output driver and pre-driver circuits. The output driver includes an output transistor coupled between a first supply voltage and the output terminal. The pre-driver circuit selectively adjusts a series resistance between the output transistor's gate and a second supply voltage in response to mode control signals.Type: GrantFiled: December 3, 2007Date of Patent: December 1, 2009Assignee: XILINX, Inc.Inventors: Richard C. Li, Phillip A. Young, James A. Walstrum, Jr.
-
Patent number: 7064450Abstract: A pad pattern of a die includes first and second sets of elongated pads. The first set of elongated pads is interleaved with the second set of elongated pads. Each of the elongated pads has a bond pad area and a probe pad. Each bond pad area has a first constant width along a substantial portion thereof. Similarly, each probe pad area has a second constant width along a substantial portion thereof. The first constant width is greater than the second constant width. Each elongated pad in the first set has a first orientation. Similarly, each elongated pad in the second set has a second orientation, opposite the first orientation.Type: GrantFiled: May 11, 2004Date of Patent: June 20, 2006Assignee: Xilinx, Inc.Inventors: Abu K. Eghan, Richard C. Li, Xin X. Wu
-
Publication number: 20020138316Abstract: A system and methods based thereon for a Value Chain Intelligence (VCI) system that enables suppliers and procurement professionals to leverage enterprise and marketplace data in order to potentially improve decision-making in business enterprises. In this system, internal data from enterprises and external data from suppliers, catalogs, and marketplaces are integrated and analyzed in real time for their impact on supply chains processes. The VCI system makes recommendations and alerts users based on the results of the integrated and analyzed data. Components in a VCI system may consist of internal data collection components, external data collection components, data integration components, and data application components. The system provides a plurality of methods for searching, extracting, transforming, integrating, analyzing, and representing data internal to an enterprise and data external to an enterprise.Type: ApplicationFiled: March 23, 2001Publication date: September 26, 2002Inventors: Steven Bruce Katz, Yannis Labrou, Truc T. Dam, Joyce Leah Dickerson, Manoranjan Kanthanathan, David Kolodney, Timothy Edge Levine, Richard C. Li, Ram Kumar Nori, Eamon Gearoid O Neill, Kenneth M. Rudin, Quoc Tai Tran
-
Patent number: 6118324Abstract: An output driver circuit including a first path from an output pad to ground through a first switch, and a second path from the output pad to ground through series-connected second and third switches. The first switch is directly connected to a pull-down signal source, and one of the second and third switches is connected to the pull-down signal source through a one-shot circuit. In a pull-up state, the first and second switches are opened, and the one-shot circuit generates a stabilized output signal which closes the third switch. When the output driver circuit switches to a pull-down state, the first switch is closed, thereby connecting the output pad to ground via the first path. The signal change also closes the second switch. In addition, due to a propagation delay of the second signal through the one-shot circuit, the third switch initially remains closed, thereby also connecting the output pad to ground via the second path.Type: GrantFiled: June 30, 1997Date of Patent: September 12, 2000Assignee: Xilinx, Inc.Inventors: Richard C. Li, Hy V. Nguyen
-
Patent number: 5933025Abstract: A low voltage interface circuit with a high voltage tolerance enables devices with different power supply levels to be efficiently coupled together without significant leakage current or damage to the circuits. One embodiment of the present invention comprises a tri-state control circuit, a data path, a reference voltage circuit, and an isolation circuit. The interface circuit provides a high impedance receive mode. In this mode, when a voltage is applied to the I/O pin of the interface circuit which is sufficiently greater than the interface circuit power supply voltage, the isolation circuit isolates the power supply from the I/O pin. The interface circuit also protects all of the transistors from gate to bulk, gate to source and gate to drain voltage drops of greater than a specified voltage, for example 3.6V for a nominal 3V power supply when up to 5.5V is being externally applied to the I/O pin.Type: GrantFiled: January 15, 1997Date of Patent: August 3, 1999Assignee: Xilinx, Inc.Inventors: Scott S. Nance, Mohammad R. Tamjidi, Richard C. Li, Jennifer Wong, Hassan K. Bazargan
-
Patent number: 5898320Abstract: Problems associated with excessive crowbar current due to input signal transitions at a buffered programmable interconnect point are solved by inserting a transistor switch between power and ground. The inserted switch is in series with the input buffer and is controlled by a memory cell which also controls the pass/no-pass state of the interconnect. An OFF inserted switch blocks current that flows during switching when the memory cell output causes a no-pass state of the interconnect.Type: GrantFiled: March 27, 1997Date of Patent: April 27, 1999Assignee: Xilinx, Inc.Inventors: Richard C. Li, Hy V. Nguyen, Patrick J. Crotty
-
Patent number: 5877979Abstract: A memory system having a single-sided memory cell, a first voltage supply terminal and a control circuit is provided. The single-sided memory cell has a first node and a second node. Data values are written to the memory cell by selectively applying data signals to the first node or the second node, and data values are read from the memory cell from the second node. The control circuit is coupled to receive a data signal having one of a first state and a second state. The control circuit couples the first node of the memory cell to the first voltage supply terminal when the data signal is in the first state, thereby writing a first data value to the memory cell. The control circuit couples the second node of the memory cell to the first voltage supply terminal when the data signal is in the second state, thereby writing a second data value to the memory cell.Type: GrantFiled: June 26, 1997Date of Patent: March 2, 1999Assignee: Xilinx, Inc.Inventors: Richard C. Li, Hy V. Nguyen, Scott S. Nance
-
Patent number: 5828608Abstract: A selectively decoupled latch circuit used for latching a signal. The circuit contains an input line for accepting an input signal to the circuit. A latch is connected to the input line for latching the input signal. A transfer gate is also connected to the input line and latch for transferring the input signal to the latch according to a clock signal. A transistor is connected in a series with a feedback loop associated with the latch. The transistor selectively decouples the feedback path according to the clock signal. By selectively decoupling the feedback path, it is easier for a new input signal to become latched because contention between a prior latched signal versus the new input signal is minimized. An output line is connected to the latch for outputting a latched signal.Type: GrantFiled: November 26, 1996Date of Patent: October 27, 1998Assignee: Xilinx, Inc.Inventors: Hy V. Nguyen, Richard C. Li
-
Patent number: 5517131Abstract: An input buffer insensitive to changes in supply voltage, temperature and other operational parameters comprises a decoupling capacitor and receives a reference voltage. In one embodiment, the input buffer comprises a CMOS invertor in which a PMOS transistor is provided to decouple the output signal from a fluctuation of the ground voltage ("ground bounce"). In one embodiment, a band gap type voltage regulator provides the reference voltage of the input buffer.Type: GrantFiled: August 23, 1994Date of Patent: May 14, 1996Assignee: Integrated Device Technology, Inc.Inventors: Ta-Ke Tien, Chau-chin Wu, Richard C. Li
-
Patent number: 5483183Abstract: In a sense amplifier, collectors of a first pair of transistors are connected to and drive the bases of a pair of output transistors, and the bases of the first pair of transistors and the emitters of the pair of output transistors are coupled to input nodes of the sense amplifier. The speed of the sense amplifier is enhanced over the prior art because changes in currents (or voltages) on the input nodes change both the emitter and base voltages of the pair of output transistors.Type: GrantFiled: February 10, 1994Date of Patent: January 9, 1996Assignee: Integrated Device Technology, Inc.Inventors: Richard C. Li, Chau-Chin Wu, Ta-Ke Tien
-
Patent number: 5477204Abstract: A transformer (100)includes a substrate (101) on which two substantially adjacent runners (124 and 126) are disposed. The two runners (124 and 126) have substantially the same width and the same length and run from one segment of the substrate to another forming two spirals. The spirals run in opposite directions thereby capturing the flux and preventing it from escaping from the substrate hence adding to the efficiency of the electromagnetic coupling. The insertion loss of the transformer (100) is minimized by the high dielectric constant of the substrate, the close proximity of the two runners (124 and 126), and the opposite direction of the two loops.Type: GrantFiled: July 5, 1994Date of Patent: December 19, 1995Assignee: Motorola, Inc.Inventor: Richard C. Li
-
Patent number: 5392011Abstract: A tunable filter (100) is provided including a first resonator (110) and a second resonator (120). The bandwidth of the tunable filter is maintained constant by providing purely inductive coupling (114) between the first and the second resonators (110 and 120). The first and the second resonators (110 and 120) include tuning elements (108-109 and 118-119) which are second coupled to each other by means of a capacitor (130) to improve image rejection performance of the tunable filter (100).Type: GrantFiled: November 20, 1992Date of Patent: February 21, 1995Assignee: Motorola, Inc.Inventor: Richard C. Li
-
Patent number: 5376843Abstract: An input buffer insensitive to changes in supply voltage, temperature and other operational parameters comprises a decoupling capacitor and receives a reference voltage. In one embodiment, the input buffer comprises a CMOS invertor in which a PMOS transistor is provided to decouple the output signal from a fluctuation of the ground voltage ("ground bounce"). In one embodiment, a band gap type voltage regulator provides the reference voltage of the input buffer.Type: GrantFiled: August 11, 1992Date of Patent: December 27, 1994Assignee: Integrated Device Technology, Inc.Inventors: Ta-Ke Tien, Chau-chin Wu, Richard C. Li