Patents by Inventor Richard G. Eikill
Richard G. Eikill has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5371875Abstract: A data processing network includes multiple processing devices, multiple memory cards of main storage, and a shared interface. Each of the memory cards includes memory arrays, an internal register for temporarily storing a pointer data word read from the arrays, and logic circuitry. When one of the processing devices sends a tag bit extraction or tag bit insertion command to one of the memory cards, the pointer to be modified is retrieved from a selected address in the memory arrays and latched into the internal register. The logic circuitry provides the tag bits to an AND logic gate and provides the AND gate output to the processor in the case of tag bit extraction. For tag bit insertion, the circuitry applies the pointer from the arrays and a tag bit input from the processor, as inputs to a multiplexer and provides the multiplexer output back to the selected address in the arrays.Type: GrantFiled: October 26, 1992Date of Patent: December 6, 1994Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Quentin G. Schmierer
-
Patent number: 5339397Abstract: An information processing network includes multiple processing devices, a main storage memory, one or more disk drives or other auxiliary storage devices, and an interface for coupling the processing devices to the main storage memory and the auxiliary devices. A primary directory in main storage contains mapping information for translating virtual addresses to real addresses in main storage. Look-aside buffers in the processing devices duplicate some of the mapping information. A primary directory hardware lock, subject to exclusive control by any one of the processing devices to update the primary directory, inhibits access to the primary directory based on hardware address translations initiated when one of the processors holds the primary directory lock. Address translations in progress when the lock is acquired proceed to completion before the primary directory is updated under the lock. Accordingly, such updates proceed atomically relative to hardware primary directory searches.Type: GrantFiled: October 12, 1990Date of Patent: August 16, 1994Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Sheldon B. Levenstein, Lynn A. McMahon, Joseph P. Weigel
-
Patent number: 5274648Abstract: A data processing network includes multiple processing devices, multiple memory cards of main storage, and a main storage interface shared by the processors and memory cards. Each of the memory cards includes memory arrays, a hold register for retaining a data pattern stored to the arrays, a compare register and logic circuity. For a memory array diagnostic test, one of the processing devices sends a compare command (including address information) and the data pattern to one of the memory cards. In response, the logic circuity on the selected memory card stores the data pattern to its hold register and writes the data pattern into its memory arrays, then reads the data out of the memory arrays into its compare register. The contents of the compare and hold registers are compared, and an error indication provided to the processing device in the event that these registers' contents are not the same.Type: GrantFiled: February 3, 1992Date of Patent: December 28, 1993Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Steven J. Finnes, Charles P. Geer, Quentin G. Schmierer
-
Patent number: 5206941Abstract: A fast store-through cache process is disclosed in connection with multiple processors sharing a main storage memory. Each processor has a cache memory including multiple cache lines, each line associated with an address in main storage. Each cache memory has a cache directory for recording main storage addresses mapped into cache memory, identifying cache lines as valid or invalid, and holding status bits of data words stored in the cache memory. According to the process, a data word is stored in the cache memory during a first clock cycle and the associated cache directory is read to determine whether the corresponding main storage address is mapped into the cache memory. If so, and if no status bits in the data word require update, the store to the cache memory is complete.Type: GrantFiled: January 22, 1990Date of Patent: April 27, 1993Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Charles P. Geer, Sheldon B. Levenstein
-
Patent number: 5193165Abstract: A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh pulses, each of the memory cards includes a programmable register, a counter receiving clock pulses, and a comparator. The comparator generates a request pulse each time the output from the pulse counter equals a selected value provided by the register. The register is programmable to controllably adjust the selected value, and thus select the frequency at which refresh request pulses are generated by the comparator. The memory card further includes a buffer for receiving the refresh request pulses and generating a refresh request responsive to each pulse.Type: GrantFiled: December 13, 1989Date of Patent: March 9, 1993Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Charles P. Geer
-
Patent number: 5167029Abstract: A data processing network includes multiple processing devices, multiple memory cards of main storage, and a shared interface. Each of the memory cards includes memory arrays, an internal register for temporarily storing a data word read from the arrays, and logic circuitry. When one of the processing devices sends a set or reset command to one of the memory cards, the processor also sends a data mask. A data word to be modified is retrieved from a selected location in the memory arrays and latched into the internal register. The logic circuitry applies the data mask to a data word in the internal register, to modify the data word according to the data mask, then returns the data word to the selected location in the arrays.Type: GrantFiled: December 13, 1989Date of Patent: November 24, 1992Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Quentin G. Schmierer
-
Patent number: 5131085Abstract: A high performance interface joins multiple processing devices configured as masters, with multiple memory cards or other devices configured as slaves. The interface includes a working data bus for transmitting working information between the processors and memory cards. Auxiliary busses, including a command/address bus for commands and address information and a communication bus for status information, are connected to all of the processing devices and slave devices and operate in parallel with the working data bus. A system for distributing control of the working information bus, among all of the master devices and slave devices, includes a grant token and plural select tokens. The grant token, a line connected in common to all devices, permits a device currently controlling the interface to retain control until it completes its transmission.Type: GrantFiled: December 4, 1989Date of Patent: July 14, 1992Assignee: International Business Machines CorporationInventors: Richard G. Eikill, Sheldon B. Levenstein