Patents by Inventor Richard T. Housley
Richard T. Housley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240074194Abstract: Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes tiers located one over another; a first staircase structure formed in the tiers; a second staircase structure formed in the tiers adjacent the first staircase structure, respective portions of conductive materials in the tiers forming a part of the first and second staircase structure and a part of respective control gates associated with memory cells; a first trench structure formed in the tiers adjacent the first staircase structure and the second staircase structure, the first trench structure including length in a direction from the first staircase structure to the second staircase structure; and a second trench structure formed in the tiers adjacent the first trench structure, the second trench structure including a length in the direction from the first staircase structure to the second staircase structure.Type: ApplicationFiled: August 24, 2023Publication date: February 29, 2024Inventors: Shruthi Kumara Vadivel, Harsh Narendrakumar Jain, Richard T. Housley, Zhenxing Han, Scott L. Light, Qinglin Zeng, Hsiao-Kuan Yuan, Jordan Chess, Xiaosong Zhang
-
Patent number: 11784077Abstract: A method for determining overlay measurements includes orienting a wafer to align portions of lines of a pattern of an overlay mark with a direction in which a source emits light at the wafer and align other portions of the lines of the pattern to extend in a direction perpendicular to the direction in which the illumination source emits light at the wafer. The method includes capturing at least one image of the wafer via an imager sensor. The method also includes determining contrasts of regions of the overlay mark and determining a location of the overlay mark. Overlay marks include a pattern defining an array of columns. Each column includes a set of continuous lines oriented parallel to each other and extending in a first direction within a first region of a column and extending in a second different direction in a second region of the column.Type: GrantFiled: December 18, 2019Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Denzil S. Frost, Richard T. Housley, David S. Pratt, Trupti D. Gawai
-
Patent number: 11520240Abstract: A method of aligning a wafer for semiconductor fabrication processes may include applying a magnetic field to a wafer, detecting one or more residual magnetic fields from one or more alignment markers within the wafer, responsive to the detected one or more residual magnetic fields, determining locations of the one or more alignment markers. The marker locations may be determined relative to an ideal grid, followed by determining a geometrical transformation model for aligning the wafer, and aligning the wafer responsive to the geometrical transformation model. Related methods and systems are also disclosed.Type: GrantFiled: May 7, 2021Date of Patent: December 6, 2022Assignee: Micron Technology, Inc.Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Publication number: 20220108927Abstract: A method for measuring overlay between an interest level and a reference level of a wafer includes applying a magnetic field to a wafer, detecting at least one residual magnetic field emitted from at least one registration marker of a first set of registration markers within the wafer, responsive to the detected one or more residual magnetic fields, determining a location of the at least one registration marker of the first set registration markers, determining a location of at least one registration marker of a second set of registration markers, and responsive to the respective determined locations of the at least one registration marker of the first set of registration markers and the at least one registration marker of the second set of registration markers, calculating a positional offset between an interest level of the wafer and a reference level of the wafer. Related methods and systems are also disclosed.Type: ApplicationFiled: December 15, 2021Publication date: April 7, 2022Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Patent number: 11251096Abstract: A method for measuring overlay between an interest level and a reference level of a wafer includes applying a magnetic field to a wafer, detecting at least one residual magnetic field emitted from at least one registration marker of a first set of registration markers within the wafer, responsive to the detected one or more residual magnetic fields, determining a location of the at least one registration marker of the first set registration markers, determining a location of at least one registration marker of a second set of registration markers, and responsive to the respective determined locations of the at least one registration marker of the first set of registration markers and the at least one registration marker of the second set of registration markers, calculating a positional offset between an interest level of the wafer and a reference level of the wafer. Related methods and systems are also disclosed.Type: GrantFiled: September 5, 2018Date of Patent: February 15, 2022Assignee: Micron Technology, Inc.Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Publication number: 20210263429Abstract: A method of aligning a wafer for semiconductor fabrication processes may include applying a magnetic field to a wafer, detecting one or more residual magnetic fields from one or more alignment markers within the wafer, responsive to the detected one or more residual magnetic fields, determining locations of the one or more alignment markers. The marker locations may be determined relative to an ideal grid, followed by determining a geometrical transformation model for aligning the wafer, and aligning the wafer responsive to the geometrical transformation model. Related methods and systems are also disclosed.Type: ApplicationFiled: May 7, 2021Publication date: August 26, 2021Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Patent number: 11075169Abstract: A method of forming an overlay alignment mark in the fabrication of integrated circuitry comprises forming a first series of periodically-horizontally-spaced lower first features on a substrate. A second series of periodically-horizontally-spaced upper second features is formed directly above the first series of the lower first features. Individual of the upper second features are directly above and cover at least a portion of individual of the lower first features in a first horizontal area of the substrate. Individual of the upper second features are not directly above and are not covering any portion of the individual lower first features in a second horizontal area of the substrate that is horizontally adjacent the first horizontal area. Other methods, and structure independent of method, are disclosed.Type: GrantFiled: December 19, 2018Date of Patent: July 27, 2021Assignee: Micron Technology, Inc.Inventors: Denzil S. Frost, Richard T. Housley, Jianming Zhou
-
Publication number: 20210193493Abstract: A method for determining overlay measurements includes orienting a wafer to align portions of lines of a pattern of an overlay mark with a direction in which a source emits light at the wafer and align other portions of the lines of the pattern to extend in a direction perpendicular to the direction in which the illumination source emits light at the wafer. The method includes capturing at least one image of the wafer via an imager sensor. The method also includes determining contrasts of regions of the overlay mark and determining a location of the overlay mark. Overlay marks include a pattern defining an array of columns. Each column includes a set of continuous lines oriented parallel to each other and extending in a first direction within a first region of a column and extending in a second different direction in a second region of the column.Type: ApplicationFiled: December 18, 2019Publication date: June 24, 2021Inventors: Denzil S. Frost, Richard T. Housley, David S. Pratt, Trupti D. Gawai
-
Patent number: 11009798Abstract: A method of aligning a wafer for semiconductor fabrication processes may include applying a magnetic field to a wafer, detecting one or more residual magnetic fields from one or more alignment markers within the wafer, responsive to the detected one or more residual magnetic fields, determining locations of the one or more alignment markers. The marker locations may be determined relative to an ideal grid, followed by determining a geometrical transformation model for aligning the wafer, and aligning the wafer responsive to the geometrical transformation model. Related methods and systems are also disclosed.Type: GrantFiled: September 5, 2018Date of Patent: May 18, 2021Assignee: Micron Technology, Inc.Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Patent number: 10756022Abstract: Some embodiments include a semiconductor package. The semiconductor package has a semiconductor die with a primary region which includes integrated circuitry, and with an edge region which includes a portion of an alignment mark location. The portion of the alignment mark location includes a segment of an alignment mark. The alignment mark includes a pattern of lines and spaces, with the lines extending along a first direction. The portion of the alignment mark location also includes a texture having a pattern other than lines extending along either the first direction or along a second direction substantially orthogonal to the first direction. Some embodiments include methods for alignment marking semiconductor wafers.Type: GrantFiled: August 28, 2019Date of Patent: August 25, 2020Assignee: Micron Technology, Inc.Inventors: Richard T. Housley, Jianming Zhou
-
Publication number: 20200203284Abstract: A method of forming an overlay alignment mark in the fabrication of integrated circuitry comprises forming a first series of periodically-horizontally-spaced lower first features on a substrate. A second series of periodically-horizontally-spaced upper second features is formed directly above the first series of the lower first features. Individual of the upper second features are directly above and cover at least a portion of individual of the lower first features in a first horizontal area of the substrate. Individual of the upper second features are not directly above and are not covering any portion of the individual lower first features in a second horizontal area of the substrate that is horizontally adjacent the first horizontal area. Other methods, and structure independent of method, are disclosed.Type: ApplicationFiled: December 19, 2018Publication date: June 25, 2020Applicant: Micron Technology, Inc.Inventors: Denzil S. Frost, Richard T. Housley, Jianming Zhou
-
Publication number: 20200073257Abstract: A method of aligning a wafer for semiconductor fabrication processes may include applying a magnetic field to a wafer, detecting one or more residual magnetic fields from one or more alignment markers within the wafer, responsive to the detected one or more residual magnetic fields, determining locations of the one or more alignment markers. The marker locations may be determined relative to an ideal grid, followed by determining a geometrical transformation model for aligning the wafer, and aligning the wafer responsive to the geometrical transformation model. Related methods and systems are also disclosed.Type: ApplicationFiled: September 5, 2018Publication date: March 5, 2020Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Publication number: 20200075500Abstract: Some embodiments include a semiconductor package. The semiconductor package has a semiconductor die with a primary region which includes integrated circuitry, and with an edge region which includes a portion of an alignment mark location. The portion of the alignment mark location includes a segment of an alignment mark. The alignment mark includes a pattern of lines and spaces, with the lines extending along a first direction. The portion of the alignment mark location also includes a texture having a pattern other than lines extending along either the first direction or along a second direction substantially orthogonal to the first direction. Some embodiments include methods for alignment marking semiconductor wafers.Type: ApplicationFiled: August 28, 2019Publication date: March 5, 2020Applicant: Micron Technology, Inc.Inventors: Richard T. Housley, Jianming Zhou
-
Publication number: 20200075432Abstract: A method for measuring overlay between an interest level and a reference level of a wafer includes applying a magnetic field to a wafer, detecting at least one residual magnetic field emitted from at least one registration marker of a first set of registration markers within the wafer, responsive to the detected one or more residual magnetic fields, determining a location of the at least one registration marker of the first set registration markers, determining a location of at least one registration marker of a second set of registration markers, and responsive to the respective determined locations of the at least one registration marker of the first set of registration markers and the at least one registration marker of the second set of registration markers, calculating a positional offset between an interest level of the wafer and a reference level of the wafer. Related methods and systems are also disclosed.Type: ApplicationFiled: September 5, 2018Publication date: March 5, 2020Inventors: Nikolay A. Mirin, Robert Dembi, Richard T. Housley, Xiaosong Zhang, Jonathan D. Harms, Stephen J. Kramer
-
Patent number: 10461038Abstract: Some embodiments include a semiconductor package. The semiconductor package has a semiconductor die with a primary region which includes integrated circuitry, and with an edge region which includes a portion of an alignment mark location. The portion of the alignment mark location includes a segment of an alignment mark. The alignment mark includes a pattern of lines and spaces, with the lines extending along a first direction. The portion of the alignment mark location also includes a texture having a pattern other than lines extending along either the first direction or along a second direction substantially orthogonal to the first direction. Some embodiments include methods for alignment marking semiconductor wafers.Type: GrantFiled: August 31, 2018Date of Patent: October 29, 2019Assignee: Micron Technology, Inc.Inventors: Richard T. Housley, Jianming Zhou
-
Patent number: 9343114Abstract: Some embodiments include methods of forming electrical contacts. A row of semiconductor material projections may be formed, with the semiconductor material projections containing repeating components of an array, and with a terminal semiconductor projection of the row comprising a contact location. An electrically conductive line may be along said row, with the line wrapping around an end of said terminal semiconductor projection and bifurcating into two branches that are along opposing sides of the semiconductor material projections. Some of the semiconductor material of the terminal semiconductor projection may be replaced with dielectric material, and then an opening may be extended into the dielectric material. An electrical contact may be formed within the opening and directly against at least one of the branches. Some embodiments include memory arrays.Type: GrantFiled: June 18, 2014Date of Patent: May 17, 2016Assignee: Micron Technology, Inc.Inventor: Richard T. Housley
-
Publication number: 20140301126Abstract: Some embodiments include methods of forming electrical contacts. A row of semiconductor material projections may be formed, with the semiconductor material projections containing repeating components of an array, and with a terminal semiconductor projection of the row comprising a contact location. An electrically conductive line may be along said row, with the line wrapping around an end of said terminal semiconductor projection and bifurcating into two branches that are along opposing sides of the semiconductor material projections. Some of the semiconductor material of the terminal semiconductor projection may be replaced with dielectric material, and then an opening may be extended into the dielectric material. An electrical contact may be formed within the opening and directly against at least one of the branches. Some embodiments include memory arrays.Type: ApplicationFiled: June 18, 2014Publication date: October 9, 2014Inventor: Richard T. Housley
-
Patent number: 8796086Abstract: A method of forming a series of spaced trenches into a substrate includes forming a plurality of spaced lines over a substrate. Anisotropically etched sidewall spacers are formed on opposing sides of the spaced lines. Individual of the lines have greater maximum width than minimum width of space between immediately adjacent of the spacers between immediately adjacent of the lines. The spaced lines are removed to form a series of alternating first and second mask openings between the spacers. The first mask openings are located where the spaced lines were located and are wider than the second mask openings. Alternating first and second trenches are simultaneously etched into the substrate through the alternating first and second mask openings, respectively, to form the first trenches to be wider and deeper within the substrate than are the second trenches. Other implementations and embodiments are disclosed.Type: GrantFiled: October 15, 2013Date of Patent: August 5, 2014Assignee: Micron Technology, Inc.Inventors: Neal L. Davis, Richard T. Housley, Ranjan Khurana
-
Patent number: 8796786Abstract: Some embodiments include methods of forming electrical contacts. A row of semiconductor material projections may be formed, with the semiconductor material projections containing repeating components of an array, and with a terminal semiconductor projection of the row comprising a contact location. An electrically conductive line may be along said row, with the line wrapping around an end of said terminal semiconductor projection and bifurcating into two branches that are along opposing sides of the semiconductor material projections. Some of the semiconductor material of the terminal semiconductor projection may be replaced with dielectric material, and then an opening may be extended into the dielectric material. An electrical contact may be formed within the opening and directly against at least one of the branches. Some embodiments include memory arrays.Type: GrantFiled: April 5, 2013Date of Patent: August 5, 2014Assignee: Micron Technology, Inc.Inventor: Richard T. Housley
-
Publication number: 20140045317Abstract: A method of forming a series of spaced trenches into a substrate includes forming a plurality of spaced lines over a substrate. Anisotropically etched sidewall spacers are formed on opposing sides of the spaced lines. Individual of the lines have greater maximum width than minimum width of space between immediately adjacent of the spacers between immediately adjacent of the lines. The spaced lines are removed to form a series of alternating first and second mask openings between the spacers. The first mask openings are located where the spaced lines were located and are wider than the second mask openings. Alternating first and second trenches are simultaneously etched into the substrate through the alternating first and second mask openings, respectively, to form the first trenches to be wider and deeper within the substrate than are the second trenches. Other implementations and embodiments are disclosed.Type: ApplicationFiled: October 15, 2013Publication date: February 13, 2014Applicant: Micron Technology, Inc.Inventors: Neal L. Davis, Richard T. Housley, Ranjan Khurana