Patents by Inventor Rika Ono
Rika Ono has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10372422Abstract: When generating a source code executed by a multi-core processor in order to verify performance of a control system, a device generates the source code as an object of execution by the multi-core processor from a control model, performs cooperative simulation, and measures an execution time of a program in the multi-core processor in the cooperative simulation.Type: GrantFiled: April 27, 2016Date of Patent: August 6, 2019Assignee: RENSAS ELECTRONICS CORPORATIONInventors: Rika Ono, Koichi Sato
-
Patent number: 9904631Abstract: A memory control system includes a memory connected to a memory bus, the memory including a plurality of access areas, a memory controller connected to the memory bus, a plurality of registers corresponding to the plurality of access areas, each of the plurality of registers configured to set an access permission or prohibition for a corresponding access area, a CPU (Central Processing Unit) configured to issue a first access request for accessing one of the plurality of access areas, and a memory access controller configured to determine whether an access to the memory is permissible or prohibited using the first access request and the plurality of registers, the memory access controller outputting a second access request in accordance with a determination result.Type: GrantFiled: February 2, 2016Date of Patent: February 27, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 9626303Abstract: A data processing apparatus includes an instruction execution section, a protection control information storage section that stores protection control information that includes first protection information, and second protection information that is independent of the first protection information, an instruction protection information storage section that stores instruction protection information for specifying a partial address space of an instruction address space in which to store instructions that are executable by the instruction execution section, a data protection information storage section that stores data protection information for specifying partial address spaces of a data address space in which to store operands to be usable by the instruction execution section, and a protection violation determination section which, when the first protection information includes a first value, makes a determination as to whether to permit the instruction execution section to access the instruction address space aType: GrantFiled: June 15, 2015Date of Patent: April 18, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Rika Ono, Hitoshi Suzuki
-
Publication number: 20160321037Abstract: When generating a source code executed by a multi-core processor in order to verify performance of a control system, a device generates the source code as an object of execution by the multi-core processor from a control model, performs cooperative simulation, and measures an execution time of a program in the multi-core processor in the cooperative simulation.Type: ApplicationFiled: April 27, 2016Publication date: November 3, 2016Inventors: Rika ONO, Koichi SATO
-
Publication number: 20160147673Abstract: A memory control system includes a memory connected to a memory bus, the memory including a plurality of access areas, a memory controller connected to the memory bus, a plurality of registers corresponding to the plurality of access areas, each of the plurality of registers configured to set an access permission or prohibition for a corresponding access area, a CPU (Central Processing Unit) configured to issue a first access request for accessing one of the plurality of access areas, and a memory access controller configured to determine whether an access to the memory is permissible or prohibited using the first access request and the plurality of registers, the memory access controller outputting a second access request in accordance with a determination result.Type: ApplicationFiled: February 2, 2016Publication date: May 26, 2016Inventors: Rika ONO, Hitoshi SUZUKI
-
Patent number: 9262341Abstract: A microcomputer including a CPU, a plurality of protection information storages configured to store memory protection information specifying an access permission state or access prohibited state to a memory space by a program executed by the CPU, a memory access control apparatus configured to determine whether or not to allow a memory access request from the CPU according to the memory protection information, and a reset apparatus configured to output a reset signal to the plurality of protection information storages according to a reset request output from the CPU according to a switching of programs executed by the CPU. Each of the plurality of protection information storages is set to a second memory protection state according to the reset signal from a first memory protection state.Type: GrantFiled: April 3, 2015Date of Patent: February 16, 2016Assignee: Renesas Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki
-
Publication number: 20150278122Abstract: A data processing apparatus includes an instruction execution section, a protection control information storage section that stores protection control information that includes first protection information, and second protection information that is independent of the first protection information, an instruction protection information storage section that stores instruction protection information for specifying a partial address space of an instruction address space in which to store instructions that are executable by the instruction execution section, a data protection information storage section that stores data protection information for specifying partial address spaces of a data address space in which to store operands to be usable by the instruction execution section, and a protection violation determination section which, when the first protection information includes a first value, makes a determination as to whether to permit the instruction execution section to access the instruction address space aType: ApplicationFiled: June 15, 2015Publication date: October 1, 2015Inventors: Rika ONO, Hitoshi SUZUKI
-
Publication number: 20150212950Abstract: A microcomputer including a CPU, a plurality of protection information storages configured to store memory protection information specifying an access permission state or access prohibited state to a memory space by a program executed by the CPU, a memory access control apparatus configured to determine whether or not to allow a memory access request from the CPU according to the memory protection information, and a reset apparatus configured to output a reset signal to the plurality of protection information storages according to a reset request output from the CPU according to a switching of programs executed by the CPU. Each of the plurality of protection information storages is set to a second memory protection state according to the reset signal from a first memory protection state.Type: ApplicationFiled: April 3, 2015Publication date: July 30, 2015Inventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 9087015Abstract: A data processing apparatus includes: an instruction execution section; an instruction protection information storage section that stores instruction protection information for specifying at least one partial address space in an instruction address space for storing instructions executed by the instruction execution section; a data protection information storage section that stores data protection information for specifying multiple partial address spaces in a data address space for storing operands for use in an operation of the instruction execution section; and a protection violation determination section that determines whether to permit access from the instruction execution section based on setting of the instruction and data protection information storage sections.Type: GrantFiled: December 5, 2008Date of Patent: July 21, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 9003148Abstract: A microcomputer includes a CPU, a protection information storage configured to store memory protection information specifying an access permission or a prohibited state to a memory space by a program executed by the CPU, a memory access control apparatus configured to determine whether or not to allow a memory access request from the CPU according to the memory protection information, and a reset apparatus configured to invalidate the memory protection information stored in the protection information storage according to a reset request signal output from the CPU to a switching of programs executed by the CPU, the reset request signal being based on a state of execution of the program by the CPU. The reset apparatus sets all valid bit storing fields of a plurality of protection setting registers of the protection information storage to invalid state in response to the reset request signal output by the CPU.Type: GrantFiled: October 31, 2012Date of Patent: April 7, 2015Assignee: Renesas Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 8312238Abstract: A microcomputer includes a CPU, a protection information storage configured to store memory protection information specifying an access permission or prohibited state to a memory space by a program executed by the CPU, a memory access control apparatus configured to determine whether or not to allow a memory access request from the CPU according to the memory protection information and a reset apparatus configured to invalidate the memory protection information stored in the protection information storage according to a reset request signal output from the CPU.Type: GrantFiled: April 18, 2007Date of Patent: November 13, 2012Assignee: RENESAS Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 8234476Abstract: A instruction execution part of an information processing device outputs an access request including a first address information to specify an access destination based on an execution of an access command of an address space in a memory. The instruction execution part also outputs a check request including a second address information to specify a stack pointer point after extension based on an execution of a stack extension command to extend a stack included in the address space in the memory by updating a stack pointer. A protection violation detection section of the information processing device detects whether the access destination includes the plurality of the partial spaces by collating the first information with the memory protection information stored in the memory protection information storage section.Type: GrantFiled: December 3, 2008Date of Patent: July 31, 2012Assignee: Renesas Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki, Junichi Sato
-
Publication number: 20090172332Abstract: A instruction execution part of an information processing device outputs an access request including a first address information to specify an access destination based on an execution of an access command of an address space in a memory. The instruction execution part also outputs a check request including a second address information to specify a stack pointer point after extension based on an execution of a stack extension command to extend a stack included in the address space in the memory by updating a stack pointer. A protection violation detection section of the information processing device detects whether the access destination includes the plurality of the partial spaces by collating the first information with the memory protection information stored in the memory protection information storage section.Type: ApplicationFiled: December 3, 2008Publication date: July 2, 2009Applicant: NEC Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki, Junichi Sato
-
Publication number: 20090150645Abstract: a data processing apparatus includes: an instruction execution section; an instruction protection information storage section that stores instruction protection information for specifying at least one partial address space in an instruction address space for storing instructions executed by the instruction execution section; a data protection information storage section that stores data protection information for specifying multiple partial address spaces in a data address space for storing operands for use in an operation of the instruction execution section; and a protection violation determination section that determines whether to permit access from the instruction execution section based on setting of the instruction and data protection information storage sections.Type: ApplicationFiled: December 5, 2008Publication date: June 11, 2009Applicant: NEC Electronics CorporationInventors: Rika Ono, Hitoshi Suzuki
-
Publication number: 20080010426Abstract: A processor system including a CPU core, a functional unit connected to the CPU core, and a plurality of register banks each having at least one system register storing at least one of control information and operation status of at least one of the CPU core and the functional unit therein. Furthermore, the register banks comprise a user bank and a non-user bank, an access to the user bank made by an application program is allowed, and an access to the non-user bank made by the application program is prohibited.Type: ApplicationFiled: July 3, 2007Publication date: January 10, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Tsukasa Yamamoto, Hitoshi Suzuki, Rika Ono
-
Publication number: 20070250675Abstract: A microcomputer includes a CPU, a protection information storage configured to store memory protection information specifying an access permission or prohibited state to a memory space by a program executed by the CPU, a memory access control apparatus configured to determine whether or not to allow a memory access request from the CPU according to the memory protection information and a reset apparatus configured to invalidate the memory protection information stored in the protection information storage according to a reset request signal output from the CPU.Type: ApplicationFiled: April 18, 2007Publication date: October 25, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Rika Ono, Hitoshi Suzuki
-
Patent number: 6625806Abstract: In the translation of a source program to an object program, callee side functions that overlap in cache memory and are called by the same caller side function are detected, and all but one of the overlapping callee side functions called by a given caller side function are replaced with a replica of the original callee side function that will be stored in the cache in a non-overlapping position. The resulting set of callee side functions called by the caller side function are non-overlapping when stored in the cache, and thus the thrashing problem is avoided. This procedure may be repeated a predetermined number of times, or until all instances of overlap have been eliminated through the use of replicated callee side functions.Type: GrantFiled: January 26, 1999Date of Patent: September 23, 2003Assignee: NEC Electronics CorporationInventors: Rika Ono, Takayuki Miura
-
Patent number: 6334210Abstract: A language processing method detects function call in a source program by static analysis, inserts a branching code to profile process per function call detected in the source program and setting a region of a table storing number of times of corresponding function call per an identification number of call pair in function call, executes translation of the source program inserted the branching code to the profiling process, and increments number of function call of the table with taking the identification number corresponding to kind of call pair in corresponding function call, as index, when the inserted profiling process is present.Type: GrantFiled: January 26, 1999Date of Patent: December 25, 2001Assignee: NEC CorporationInventors: Takayuki Miura, Rika Ono