Patents by Inventor Roger Levinson
Roger Levinson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120194370Abstract: A sigma-delta converter may include a filter coupled to a first summation circuit and a second summation circuit. A multi bit quantizer may be coupled to the second summation circuit. A single bit digital-to-analog converter (DAC) may be included that defines a feedback path between the multi-bit quantizer and the first summation circuit. A feed-forward coefficient circuit defining a feed forward path between the first summation circuit and the second summation circuit may be included.Type: ApplicationFiled: November 28, 2011Publication date: August 2, 2012Applicant: INTERSIL AMERICAS INC.Inventors: Giri NK Rangan, Roger Levinson, John M. Caruso
-
Publication number: 20110187570Abstract: A sigma delta converter system and method includes a multi bit quantizer circuit coupled to an output of the converter. A single bit analog-to-digital converter circuit is contained in a feedback path of the converter. The converter includes a feed forward path operable to multiply an input voltage by a feed forward coefficient having a value that is a function of a gain control input signal. The gain control input signal can have a value that is a function of the output of the multi bit quantizer.Type: ApplicationFiled: April 7, 2011Publication date: August 4, 2011Applicant: INTERSIL AMERICAS INC.Inventors: Giri NK Rangan, Roger Levinson, John M. Caruso
-
Publication number: 20100321221Abstract: A sigma delta converter system and method includes a multi bit quantizer circuit coupled to an output of the converter. A single bit analog-to-digital converter circuit is contained in a feedback path of the converter. The converter includes a feed forward path operable to multiply an input voltage by a feed forward coefficient having a value that is a function of a gain control input signal. The gain control input signal can have a value that is a function of the output of the multi bit quantizer.Type: ApplicationFiled: August 27, 2010Publication date: December 23, 2010Applicant: INTERSIL AMERICAS INC.Inventors: Giri NK. Rangan, Roger Levinson, John M. Caruso
-
Patent number: 7786912Abstract: A sigma delta converter system and method includes a multi bit quantizer circuit coupled to an output of the converter. A single bit analog-to-digital converter circuit is contained in a feedback path of the converter. The converter includes a feed forward path operable to multiply an input voltage by a feed forward coefficient having a value that is a function of a gain control input signal. The gain control input signal can have a value that is a function of the output of the multi bit quantizer.Type: GrantFiled: December 3, 2007Date of Patent: August 31, 2010Assignee: Intersil Americas Inc.Inventors: Giri N K Rangan, Roger Levinson, John M Caruso
-
Publication number: 20080150777Abstract: A sigma delta converter system and method includes a multi bit quantizer circuit coupled to an output of the converter. A single bit analog-to-digital converter circuit is contained in a feedback path of the converter. The converter includes a feed forward path operable to multiply an input voltage by a feed forward coefficient having a value that is a function of a gain control input signal. The gain control input signal can have a value that is a function of the output of the multi bit quantizer.Type: ApplicationFiled: December 3, 2007Publication date: June 26, 2008Inventors: Giri NK Rangan, Roger Levinson, John M. Caruso
-
Publication number: 20070279408Abstract: Multiple data streams are distributed using conventional data cables and multiplexing circuits by taking advantage of a technique that allows reliable high speed transmission of digital data. In one example, a number of parallel data streams (e.g., video data streams) are serialized to allow them to be economically and reliably transmitted over conventional data cables (e.g., category 5 or category 6 twisted pair cables, and automotive data transmission cables) over long distance. The parallel data streams are recovered by deserializing from the transmitted signal using a data recovery technique that recovers a clocking signal from the transmitted signal. In another example, multiple data streams from multiple asynchronous sources are multiplexed to provide an input data stream to a display device. The multiple data stream may be provided through, for example, conventional connection cables (e.g., DVI, LEONI, CATS or CAT6 cables).Type: ApplicationFiled: June 1, 2006Publication date: December 6, 2007Inventors: Dong Zheng, Paul Ta, Roger Levinson
-
Patent number: 6836228Abstract: Methods and apparatus for converting analog signals to digital signals using a switched integrator. A method includes receiving the analog signal at a summing junction, receiving a clock signal transitioning between a first level and a second level, connecting an output of the summing junction to an integrator when the clock signal is at the first level, and disconnecting the output of the summing junction from the integrator when the clock signal is at the second level. An output signal is provided, and is determined by the polarity of an output of the integrator when the clock signal transitions from the first level to the second level. The output signal is delayed, and received with a digital-to-analog converter; which provides an output to the summing junction.Type: GrantFiled: November 20, 2002Date of Patent: December 28, 2004Assignee: Xicor, Inc.Inventors: Roger Levinson, Phillip J. Benzel
-
Patent number: 5923203Abstract: A soft clipper circuit in CMOS technology not only allows the knee to be programmed, but also the slope of the curve after the knee to be programmed. This is accomplished by putting a second transconductance in parallel with the first transconductance, and using a switching circuit to connect the output of the second transconductance to that of the first transconductance when the knee level is reached. This is determined by a comparator which has an input coupled to the second transconductance and controls a control node of the switching circuit.Type: GrantFiled: April 8, 1997Date of Patent: July 13, 1999Assignee: Exar CorporationInventors: Xiaole Chen, Roger Levinson
-
Patent number: 5923206Abstract: An MOS FET circuit with a summing circuit at the input of an amplifier to provide charge cancellation. The summing circuit is capacitively coupled to the input with a charge cancellation capacitor. A separate amplifier, having components substantially the same as the components of the first amplifier, is connected through the charge cancellation capacitor to the first amplifier.Type: GrantFiled: March 27, 1997Date of Patent: July 13, 1999Assignee: Exar CorporationInventor: Roger A. Levinson
-
Patent number: 5880623Abstract: Method and circuitry for power control in integrated circuits using field effect transistor (FET) technology are disclosed. According to the present invention, for each circuit block that is biased by the power supply voltage a dedicated level shifter is inserted between the block and the power supply. In one embodiment, a switch is also coupled in parallel to the level shifter. The switch is closed when a low external power supply voltage is applied, and opened when a higher power supply voltage is applied. A second embodiment removes the switch and adds a bias generator that supplies a bias voltage to each level shifter.Type: GrantFiled: February 28, 1997Date of Patent: March 9, 1999Assignee: Exar CorporationInventor: Roger Levinson
-
Patent number: 5852360Abstract: A reference voltage generating method and circuit is disclosed where the output can be programmably calibrated for minimum temperature drift. Output calibration is performed by adjusting a value of resistance of a resistor in a band-gap circuit. Digitally programmable switches are used to incrementally reduce or increase the value of the target resistor. The control circuit according to the present invention is also designed such that it tracks variations in process and temperature.Type: GrantFiled: April 18, 1997Date of Patent: December 22, 1998Assignee: Exar CorporationInventor: Roger Levinson
-
Patent number: 5796361Abstract: Various innovative circuit techniques that make possible a single chip, cost effective implementation of a CCD signal digitizing circuit are disclosed. Among the various features of the single chip digitizing circuit is the use of a single clock to sample the CCD signal and to digitize the analog signal. By providing a tight control over the minimum required settling time delay at the input of the analog to digital converter (ADC), the speed of the circuit is optimized. Other features include support for various modes of CCD operations, reference voltage feedback from ADC to sampling circuit to compensate for offset voltage, dual register serial input/output circuit, and multiplexed ADC input.Type: GrantFiled: September 25, 1996Date of Patent: August 18, 1998Assignee: Exar CorporationInventor: Roger Levinson
-
Patent number: 5592167Abstract: A current driven span voltage source for use in an analog to digital converter includes a zero reference resistor serially connected with a resistor ladder. A first current source selectively passes a part of a first current through the resistor ladder to establish a span (gain) voltage range, and a second current source selectively passes a part of a second current through the zero reference resistor to establish a zero reference voltage for the span voltage range. The controlled current sources increase speed, reduce power and thermal noise, and improve temperature related performance as compared with voltage driven span and reference sources using operational amplifiers.Type: GrantFiled: October 19, 1994Date of Patent: January 7, 1997Assignee: Exar CorporationInventors: John M. Caruso, Quoi V. Huynh, Roger A. Levinson
-
Patent number: 5572212Abstract: A pipelined analog to digital converter in which data samples ripple down through the pipeline of comparator stages. Each stage of the pipeline includes switch capacitor amplifiers for comparing an analog signal to a first reference voltage, to a second reference voltage, and to an average of the first and second reference voltages. Fan out of circuit components can be eliminated in succeeding stages, and error correction is provided by including overlapping of ranges passed by an earlier stage to a subsequent stage.Type: GrantFiled: March 31, 1995Date of Patent: November 5, 1996Assignee: Exar CorporationInventors: Roger A. Levinson, Sang T. Ngo
-
Patent number: 5294927Abstract: A digital to analog converter employs an operational amplifier as an active summing device for summing a first analog voltage corresponding to most significant bits of a digital value and a second analog voltage corresponding to least significant bits of the digital value. In a multi-channel application, a single MSB DAC can be shared by all channels through first MUXs in each channel with each channel having an independent LSB DAC. Alternatively, a single LSB DAC can be shared by all channels through second MUXs in each channel. Gain of the voltage summing operational amplifier in each channel is determined by values of a resistor connecting the output of the LSB DAC to the inverting negative input of the operational amplifier and of a feedback resistor connecting the amplifier output to the inverting negative input.Type: GrantFiled: April 13, 1992Date of Patent: March 15, 1994Assignee: Micro Power Systems, Inc.Inventors: Roger A. Levinson, John M. Caruso, Ali Tasdighi
-
Patent number: 5283579Abstract: A digital to analog converter (DAC) incorporates a novel subranging voltage output DAC that delivers high multiplying bandwidth while consuming low power and requires small silicon area. The higher order digital input bits (MSBS) select a voltage range (VMSB) from a first resistor divider DAC network. The VMSB is then applied to the input of a small high speed low power differential input single ended output LSB programmable attenuator amplifier. Transistor follower devices effectively buffer the MSB section to the LSB section and increase bandwidth and speed of operation as well as permitting multichannel sharing of a single precision MSB voltage divider network.Type: GrantFiled: March 6, 1992Date of Patent: February 1, 1994Assignee: Micro Power Systems, Inc.Inventors: Ali Tasdighi, Roger A. Levinson, Quoi V. Huynh, John M. Caruso