Patents by Inventor Romney R. Katti
Romney R. Katti has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8427199Abstract: This disclosure is directed to a magnetic logic device for implementing a combinational logic function. The magnetic logic device may include a network of at least two magnetoresistive devices electrically coupled in parallel. The magnetic logic device may further include a voltage source configured to apply a voltage between a first terminal and a second terminal of the network of at least two magnetoresistive devices electrically coupled in parallel. The magnetic logic device may further include a logic output generator configured to generate a logic output value for a logic function based on a magnitude of a current produced at the second terminal of the network in response to the applied voltage.Type: GrantFiled: October 29, 2010Date of Patent: April 23, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8415775Abstract: A system comprises a plurality of stacked integrated circuit dice, each integrated circuit die comprising at least one circuit, a package enclosing the plurality of dice, and at least two magnetic shields configured to magnetically shield the at least one circuit of each of the plurality of integrate circuit dice. At least one of the magnetic shields is within the package, and at least two of the plurality of stacked integrated circuit dice are positioned between the at least two magnetic shields.Type: GrantFiled: November 23, 2010Date of Patent: April 9, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8411493Abstract: A spin-torque transfer magnetic random access memory (STT-MRAM) that includes a magnetic bit coupled between a first conductor line and a selection device. The selection device includes at least two transistors. The selection device is operative to (a) select the magnetic bit for a spin-torque transfer (STT) write operation when the at least two transistors are in a first state and (b) select the magnetic bit for a read operation when the at least two transistors are in a second state. The selection device may be implemented in silicon-on-insulator (SOI) complementary metal-oxide-semiconductor (CMOS) technology, and the transistors may include body ties. The selection device may also be radiation hardened.Type: GrantFiled: October 30, 2009Date of Patent: April 2, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8399964Abstract: A magnetic shield is presented. The shield may be used to protect a microelectronic device from stray magnetic fields. The shield includes at least two layers. A first layer includes a magnetic material that may be used to block DC magnetic fields. A second layer includes a conductive material that may be used to block AC magnetic fields. Depending on the type of material that the first and second layers include, a third layer may be inserted in between the first and second layers. The third layer may include a non-conductive material that may be used to ensure that separate eddy current regions form in the first and second layers.Type: GrantFiled: August 23, 2010Date of Patent: March 19, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8374020Abstract: A system includes a continuous thin-film ferromagnetic layer, N magnetic tunnel junction (MTJ) devices, and N write structures. The continuous thin-film ferromagnetic layer includes N modified regions. Each of the N modified regions is configured to stabilize a magnetic domain wall located in the continuous thin-film ferromagnetic layer. Each of the N MTJ devices includes one of N portions of the continuous thin-film ferromagnetic layer. Adjacent MTJ devices of the N MTJ devices are separated by one of the N modified regions. Each of the N write structures is configured to receive current and generate a magnetic field that magnetizes a different one of the N portions of the continuous thin-film ferromagnetic layer. N is an integer greater than 2.Type: GrantFiled: October 29, 2010Date of Patent: February 12, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8358154Abstract: This disclosure is directed to a magnetic logic gate for implementing a combinational logic function. The magnetic logic gate may include a write circuit configured to apply a spin-polarized current to the magnetoresistive device such that a resulting programmed magnetization state of the magnetoresistive device corresponds to a logic input value of a combinational logic function implemented by the magnetic logic device. The magnetic logic gate may further include a read circuit configured to generate a logic output value for the combinational logic function based on the programmed magnetization state in response to the write circuit applying the spin-polarized current to the magnetoresistive device.Type: GrantFiled: October 29, 2010Date of Patent: January 22, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8358149Abstract: This disclosure is directed to a magnetic logic device for implementing a combinational logic function. The magnetic logic device may include a chain of at least two magnetoresistive devices electrically coupled in series comprising a first terminal located at a first end of the chain and a second terminal located at a second end of the chain. The magnetic logic device may further include a voltage source configured to apply a voltage between the first terminal and the second terminal of the chain of at least two magnetoresistive devices electrically coupled in series. The magnetic logic device may further include a logic output generator configured to generate a logic output value for a logic function based on a magnitude of a current produced at the second terminal of the chain in response to the applied voltage.Type: GrantFiled: October 29, 2010Date of Patent: January 22, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 8339843Abstract: This disclosure describes write current temperature compensation techniques for use in programming a data storage device that includes one or more memory cells. The techniques may include programming a programmable magnetization state of a magnetoresistive device included within a resistance network based on a signal indicative of the operating temperature of a magnetic memory cell. The techniques may further include generating a write current having a magnitude that is determined at least in part by the programmable magnetization state of the magnetoresistive device. The techniques may further include supplying the write current to the magnetic memory cell for programming a programmable magnetization state of the magnetic memory cell.Type: GrantFiled: December 17, 2010Date of Patent: December 25, 2012Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Publication number: 20120319727Abstract: This disclosure is directed to techniques for generating a reference current based on a combinational logic function that is to be performed by a magnetic logic device. A comparator circuit may compare an amplitude of a read current that flows through the magnetic logic device and the reference current to generate a logic output value that corresponds to the logic output value when combinational logic function is applied to the input values. By selecting appropriate amplitudes for the reference current the magnetic logic device may be caused to implement different combinational logic functions.Type: ApplicationFiled: June 15, 2011Publication date: December 20, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120287708Abstract: A spin-torque transfer magnetic random access memory (STT-MRAM) that includes a magnetic bit coupled between a first conductor line and a selection device. The selection device includes at least two transistors. The selection device is operative to (a) select the magnetic bit for a spin-torque transfer (STT) write operation when the at least two transistors are in a first state and (b) select the magnetic bit for a read operation when the at least two transistors are in a second state. The selection device may be implemented in silicon-on-insulator (SOI) complementary metal-oxide-semiconductor (CMOS) technology, and the transistors may include body ties. The selection device may also be radiation hardened.Type: ApplicationFiled: October 30, 2009Publication date: November 15, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120242416Abstract: A magnetic device is provided in one example that comprises a free layer having a magnetic anisotropy. The magnetic anisotropy is at least partially non-uniform. The magnetic device further comprises an antiferromagnetic layer adjacent to and weakly exchange coupled with the free layer, wherein the weak exchange coupling reduces the non-uniformity of the magnetic anisotropy of the free layer.Type: ApplicationFiled: March 23, 2011Publication date: September 27, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120201076Abstract: The semiconductor industry seeks to replace traditional volatile memory devices with improved non-volatile memory devices. The increased demand for a significantly advanced, efficient, and non-volatile data retention technique has driven the development of integrated Giant-Magneto-resistive (GMR) structures. The present teachings relates to integrated latch memory and logic devices and, in particular, concerns a spin dependent logic device that may be integrated with conventional semiconductor-based logic devices to construct high-speed non-volatile static random access memory (SRAM) cells.Type: ApplicationFiled: April 16, 2012Publication date: August 9, 2012Applicant: Micron Technology, Inc.Inventors: Romney R. Katti, Theodore Zhu
-
Publication number: 20120155155Abstract: This disclosure describes write current temperature compensation techniques for use in programming a data storage device that includes one or more memory cells. The techniques may include programming a programmable magnetization state of a magnetoresistive device included within a resistance network based on a signal indicative of the operating temperature of a magnetic memory cell. The techniques may further include generating a write current having a magnitude that is determined at least in part by the programmable magnetization state of the magnetoresistive device. The techniques may further include supplying the write current to the magnetic memory cell for programming a programmable magnetization state of the magnetic memory cell.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120126382Abstract: A system comprises a plurality of stacked integrated circuit dice, each integrated circuit die comprising at least one circuit, a package enclosing the plurality of dice, and at least two magnetic shields configured to magnetically shield the at least one circuit of each of the plurality of integrate circuit dice. At least one of the magnetic shields is within the package, and at least two of the plurality of stacked integrated circuit dice are positioned between the at least two magnetic shields.Type: ApplicationFiled: November 23, 2010Publication date: May 24, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120105103Abstract: This disclosure is directed to a magnetic logic device for implementing a combinational logic function. The magnetic logic device may include a network of at least two magnetoresistive devices electrically coupled in parallel. The magnetic logic device may further include a voltage source configured to apply a voltage between a first terminal and a second terminal of the network of at least two magnetoresistive devices electrically coupled in parallel. The magnetic logic device may further include a logic output generator configured to generate a logic output value for a logic function based on a magnitude of a current produced at the second terminal of the network in response to the applied voltages.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120105101Abstract: This disclosure is directed to a magnetic logic gate for implementing a combinational logic function. The magnetic logic gate may include a write circuit configured to apply a spin-polarized current to the magnetoresistive device such that a resulting programmed magnetization state of the magnetoresistive device corresponds to a logic input value of a combinational logic function implemented by the magnetic logic device. The magnetic logic gate may further include a read circuit configured to generate a logic output value for the combinational logic function based on the programmed magnetization state in response to the write circuit applying the spin-polarized current to the magnetoresistive device.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Publication number: 20120106233Abstract: A system includes a continuous thin-film ferromagnetic layer, N magnetic tunnel junction (MTJ) devices, and N write structures. The continuous thin-film ferromagnetic layer includes N modified regions. Each of the N modified regions is configured to stabilize a magnetic domain wall located in the continuous thin-film ferromagnetic layer. Each of the N MTJ devices includes one of N portions of the continuous thin-film ferromagnetic layer. Adjacent MTJ devices of the N MTJ devices are separated by one of the N modified regions. Each of the N write structures is configured to receive current and generate a magnetic field that magnetizes a different one of the N portions of the continuous thin-film ferromagnetic layer. N is an integer greater than 2.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: Honeywell International Inc.Inventor: Romney R. Katti
-
Publication number: 20120105102Abstract: This disclosure is directed to a magnetic logic device for implementing a combinational logic function. The magnetic logic device may include a chain of at least two magnetoresistive devices electrically coupled in series comprising a first terminal located at a first end of the chain and a second terminal located at a second end of the chain. The magnetic logic device may further include a voltage source configured to apply a voltage between the first terminal and the second terminal of the chain of at least two magnetoresistive devices electrically coupled in series. The magnetic logic device may further include a logic output generator configured to generate a logic output value for a logic function based on a magnitude of a current produced at the second terminal of the chain in response to the applied voltage.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Romney R. Katti
-
Patent number: 8164948Abstract: The semiconductor industry seeks to replace traditional volatile memory devices with improved non-volatile memory devices. The increased demand for a significantly advanced, efficient, and non-volatile data retention technique has driven the development of integrated Giant-Magneto-resistive (GMR) structures. The present teachings relates to integrated latch memory and logic devices and, in particular, concerns a spin dependent logic device that may be integrated with conventional semiconductor-based logic devices to construct high-speed non-volatile static random access memory (SRAM) cells.Type: GrantFiled: July 28, 2011Date of Patent: April 24, 2012Assignee: Micron Technology, Inc.Inventors: Romney R. Katti, Theodore Zhu
-
Publication number: 20110316129Abstract: A magnetic shield is presented. The shield may be used to protect a microelectronic device from stray magnetic fields. The shield includes at least two layers. A first layer includes a magnetic material that may be used to block DC magnetic fields. A second layer includes a conductive material that may be used to block AC magnetic fields. Depending on the type of material that the first and second layers include, a third layer may be inserted in between the first and second layers. The third layer may include a non-conductive material that may be used to ensure that separate eddy current regions form in the first and second layers.Type: ApplicationFiled: August 23, 2010Publication date: December 29, 2011Applicant: Honeywell International Inc.Inventor: Romney R. Katti