Patents by Inventor Roxana RUSITORU
Roxana RUSITORU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960945Abstract: Message passing circuitry comprises lookup circuitry responsive to a producer request indicating message data provided on a target message channel by a producer node of a system-on-chip, to obtain, from a channel consumer information structure, selected channel consumer information associated with a given consumer node subscribing to the target message channel. Control circuitry writes the message data to a location associated with an address in a consumer-defined region of address space determined based on the selected channel consumer information. When an event notification condition is satisfied for the target message channel and the given consumer node, and an event notification channel is to be used, event notification data is written to a location associated with an address in a consumer-defined region of address space determined based on event notification channel consumer information associated with the event notification channel.Type: GrantFiled: April 8, 2021Date of Patent: April 16, 2024Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Curtis Glenn Dunham, Andreas Lars Sandberg, Roxana Rusitoru
-
Patent number: 11934272Abstract: An apparatus comprises at least one processor to execute software processes, a memory system to store data for access by the at least one processor, and checkpointing circuitry to trigger saving, to the memory system, of checkpoints of context state associated with at least one software process executed by the at least one processor. The saving of checkpoints is a background process performed by the checkpointing circuitry in the background of execution of the software processes by the at least one processor.Type: GrantFiled: May 12, 2022Date of Patent: March 19, 2024Assignee: Arm LimitedInventors: Reiley Jeyapaul, Roxana Rusitoru, Jonathan Curtis Beard, Kar-Lik Kasim Wong
-
Publication number: 20230367676Abstract: An apparatus comprises at least one processor to execute software processes, a memory system to store data for access by the at least one processor, and checkpointing circuitry to trigger saving, to the memory system, of checkpoints of context state associated with at least one software process executed by the at least one processor. The saving of checkpoints is a background process performed by the checkpointing circuitry in the background of execution of the software processes by the at least one processor.Type: ApplicationFiled: May 12, 2022Publication date: November 16, 2023Inventors: Reiley JEYAPAUL, Roxana RUSITORU, Jonathan Curtis BEARD, Kar-Lik Kasim WONG
-
Patent number: 11550585Abstract: A method and apparatus is provided for processing accelerator instructions in a data processing apparatus, where a block of one or more accelerator instructions is executable on a host processor or on an accelerator device. For an instruction executed on the host processor and referencing a first virtual address, the instruction is issued to an instruction queue of the host processor and executed the instruction by the host processor, the executing including translating, by translation hardware of the host processor, the first virtual address to a first physical address. For an instruction executed on the accelerator device and referencing the first virtual address, the first virtual address is translated, by the translation hardware, to a second physical address and the instruction is sent to the accelerator device referencing the second physical address. An accelerator task may be initiated by writing configuration data to an accelerator job queue.Type: GrantFiled: March 23, 2021Date of Patent: January 10, 2023Assignee: Arm LimitedInventors: Roxana Rusitoru, Jonathan Curtis Beard, Alexander Sebastian Bischoff
-
Publication number: 20220327009Abstract: Message passing circuitry comprises lookup circuitry responsive to a producer request indicating message data provided on a target message channel by a producer node of a system-on-chip, to obtain, from a channel consumer information structure, selected channel consumer information associated with a given consumer node subscribing to the target message channel. Control circuitry writes the message data to a location associated with an address in a consumer-defined region of address space determined based on the selected channel consumer information. When an event notification condition is satisfied for the target message channel and the given consumer node, and an event notification channel is to be used, event notification data is written to a location associated with an address in a consumer-defined region of address space determined based on event notification channel consumer information associated with the event notification channel.Type: ApplicationFiled: April 8, 2021Publication date: October 13, 2022Inventors: Jonathan Curtis BEARD, Curtis Glenn DUNHAM, Andreas Lars SANDBERG, Roxana RUSITORU
-
Publication number: 20220308879Abstract: A method and apparatus is provided for processing accelerator instructions in a data processing apparatus, where a block of one or more accelerator instructions is executable on a host processor or on an accelerator device. For an instruction executed on the host processor and referencing a first virtual address, the instruction is issued to an instruction queue of the host processor and executed the instruction by the host processor, the executing including translating, by translation hardware of the host processor, the first virtual address to a first physical address. For an instruction executed on the accelerator device and referencing the first virtual address, the first virtual address is translated, by the translation hardware, to a second physical address and the instruction is sent to the accelerator device referencing the second physical address. An accelerator task may be initiated by writing configuration data to an accelerator job queue.Type: ApplicationFiled: March 23, 2021Publication date: September 29, 2022Applicant: Arm LimitedInventors: Roxana Rusitoru, Jonathan Curtis Beard, Alexander Sebastian Bischoff
-
Patent number: 11445020Abstract: Circuitry comprises a set of data handling nodes comprising: two or more master nodes each having respective storage circuitry to hold copies of data items from a main memory, each copy of a data item being associated with indicator information to indicate a coherency state of the respective copy, the indicator information being configured to indicate at least whether that copy has been updated more recently than the data item held by the main memory; a home node to serialise data access operations and to control coherency amongst data items held by the set of data handling nodes so that data written to a memory address is consistent with data read from that memory address in response to a subsequent access request; and one or more slave nodes including the main memory; in which: a requesting node of the set of data handling nodes is configured to communicate a conditional request to a target node of the set of data handling nodes in respect of a copy of a given data item at a given memory address, the conditType: GrantFiled: March 24, 2020Date of Patent: September 13, 2022Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Jamshed Jalal, Curtis Glenn Dunham, Roxana Rusitoru
-
Publication number: 20210306414Abstract: Circuitry comprises a set of data handling nodes comprising: two or more master nodes each having respective storage circuitry to hold copies of data items from a main memory, each copy of a data item being associated with indicator information to indicate a coherency state of the respective copy, the indicator information being configured to indicate at least whether that copy has been updated more recently than the data item held by the main memory; a home node to serialise data access operations and to control coherency amongst data items held by the set of data handling nodes so that data written to a memory address is consistent with data read from that memory address in response to a subsequent access request; and one or more slave nodes including the main memory; in which: a requesting node of the set of data handling nodes is configured to communicate a conditional request to a target node of the set of data handling nodes in respect of a copy of a given data item at a given memory address, the conditType: ApplicationFiled: March 24, 2020Publication date: September 30, 2021Inventors: Jonathan Curtis BEARD, Jamshed JALAL, Curtis Glenn DUNHAM, Roxana RUSITORU
-
Patent number: 10909045Abstract: A system, apparatus and method for accessing an electronic storage medium, such as a memory location storing a page table, or range table. A virtual address of the electronic storage medium is identified that corresponds to designated portions, such as a range of addresses of the electronic storage medium. The virtual address is translated to a corresponding physical address and one or more commands are identified as being excluded from execution in the designated portions of the electronic storage medium. This may be accomplished by using a routine such as mprotect( ). A fault indication, or decoration, is provided to meta-data associated with the physical address, which is associated with the designated portions of the electronic storage medium when excluded commands are provided to the physical address. A mechanism, such as hardware, is actuated when the fault is generated.Type: GrantFiled: December 20, 2018Date of Patent: February 2, 2021Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Curtis Glenn Dunham, Reiley Jeyapaul, Roxana Rusitoru
-
Patent number: 10884850Abstract: A memory system for a data processing apparatus includes a fault management unit, a memory controller (such as a memory management unit or memory node controller), and one or more storage devices accessible via the memory controller and configured for storing critical data. The fault management unit detects and corrects a fault in the stored critical data, a storage device or the memory controller. A data fault may be corrected using a copy of the data, or an error correction code, for example. A level of failure protection for the critical data, such as a number of copies, an error correction code or a storage location in the one or more storage devices, is determined dependent upon a failure characteristic of the device. A failure characteristic, such as an error rate, may be monitored and updated dynamically.Type: GrantFiled: July 24, 2018Date of Patent: January 5, 2021Assignee: Arm LimitedInventors: Reiley Jeyapaul, Roxana Rusitoru, Jonathan Curtis Beard
-
Publication number: 20200201791Abstract: A system, apparatus and method for accessing an electronic storage medium, such as a memory location storing a page table, or range table. A virtual address of the electronic storage medium is identified that corresponds to designated portions, such as a range of addresses of the electronic storage medium. The virtual address is translated to a corresponding physical address and one or more commands are identified as being excluded from execution in the designated portions of the electronic storage medium. This may be accomplished by using a routine such as mprotect( ). A fault indication, or decoration, is provided to meta-data associated with the physical address, which is associated with the designated portions of the electronic storage medium when excluded commands are provided to the physical address. A mechanism, such as hardware, is actuated when the fault is generated.Type: ApplicationFiled: December 20, 2018Publication date: June 25, 2020Applicant: Arm LimitedInventors: Jonathan Curtis Beard, Curtis Glenn DUNHAM, Reiley JEYAPAUL, Roxana RUSITORU
-
Patent number: 10671426Abstract: Data processing apparatus comprises one or more interconnected processing elements; each processing element being configured to execute processing instructions of program tasks; each processing element being configured to save context data relating to a program task following execution of that program task by that processing element; and to load context data, previously saved by that processing element or another of the processing elements, at resumption of execution of a program task; each processing element having respective associated format definition data to define one or more sets of data items for inclusion in the context data; the apparatus comprising format selection circuitry to communicate the format definition data of each of the processing elements with others of the processing elements and to determine, in response to the format definition data for each of the processing elements, a common set of data items for inclusion in the context data.Type: GrantFiled: November 28, 2016Date of Patent: June 2, 2020Assignee: ARM LimitedInventors: Curtis Glenn Dunham, Jonathan Curtis Beard, Roxana Rusitoru
-
Patent number: 10613989Abstract: A host machine uses a range-based address translation system rather than a conventional page-based system. This enables address translation to be performed with improved efficiency, particularly when nest virtual machines are used. A data processing system utilizes range-based address translation to provide fast address translation for virtual machines that use virtual address space.Type: GrantFiled: November 21, 2017Date of Patent: April 7, 2020Assignee: Arm LimitedInventors: Roxana Rusitoru, Jonathan Curtis Beard, Curtis Glenn Dunham
-
Patent number: 10565126Abstract: A system, apparatus and method are provided in which a range of virtual memory addresses and a copy of that range are mapped to the same first system address range in a data processing system until an address in the virtual memory address range, or its copy, is written to. The common system address range includes a number of divisions. Responsive to a write request to an address in a division of the common address range, a second system address range is generated. The second system address range is mapped to the same physical addresses as the first system address range, except that the division containing the address to be written to and its corresponding division in the second system address range are mapped to different physical addresses. First layer mapping data may be stored in a range table buffer and updated when the second system address range is generated.Type: GrantFiled: July 14, 2017Date of Patent: February 18, 2020Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Roxana Rusitoru, Curtis Glenn Dunham
-
Patent number: 10552212Abstract: Data processing apparatus comprises a group of two or more processing elements configured to execute processing instructions of a program task; the processing elements being configured to provide context data relating to a program task following execution of that program task by that processing element; and to receive context data, provided by that processing element or another processing element, at resumption of execution of a program task; in which a next processing element of the group to execute a program task is configured to receive a first subset of the context data from a previous processing element to execute that program task and to start to execute the program task using the first subset of the context data; and in which the next processing element is configured to receive one or more items of a second, remaining, subset of the context data during execution of the program task by that processing element.Type: GrantFiled: November 28, 2016Date of Patent: February 4, 2020Assignee: ARM LIMITEDInventors: Curtis Glenn Dunham, Jonathan Curtis Beard, Roxana Rusitoru
-
Publication number: 20200034230Abstract: A memory system for a data processing apparatus includes a fault management unit, a memory controller (such as a memory management unit or memory node controller), and one or more storage devices accessible via the memory controller and configured for storing critical data. The fault management unit detects and corrects a fault in the stored critical data, a storage device or the memory controller. A data fault may be corrected using a copy of the data, or an error correction code, for example. A level of failure protection for the critical data, such as a number of copies, an error correction code or a storage location in the one or more storage devices, is determined dependent upon a failure characteristic of the device. A failure characteristic, such as an error rate, may be monitored and updated dynamically.Type: ApplicationFiled: July 24, 2018Publication date: January 30, 2020Applicant: Arm LimitedInventors: Reiley JEYAPAUL, Roxana RUSITORU, Jonathan Curtis BEARD
-
Patent number: 10534719Abstract: A data processing network includes a network of devices addressable via a system address space, the network including a computing device configured to execute an application in a virtual address space. A virtual-to-system address translation circuit is configured to translate a virtual address to a system address. A memory node controller has a first interface to a data resource addressable via a physical address space, a second interface to the computing device, and a system-to-physical address translation circuit, configured to translate a system address in the system address space to a corresponding physical address in the physical address space of the data resource. The virtual-to-system mapping may be a range table buffer configured to retrieve a range table entry comprising an offset address of a range together with a virtual address base and an indicator of the extent of the range.Type: GrantFiled: November 21, 2017Date of Patent: January 14, 2020Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Roxana Rusitoru, Curtis Glenn Dunham
-
Patent number: 10489304Abstract: A memory address translation apparatus comprises a translation data store to store one or more instances of translation data. Each instance provides address range boundary values defining a range of virtual memory addresses between respective virtual memory address boundaries in a virtual memory address space, and indicates a translation between a virtual memory address in the range of virtual memory addresses and a corresponding output memory address in an output address space. When a given virtual memory address to be translated lies outside the ranges of virtual memory addresses defined by any instances of the translation data stored by the translation data store, detector circuitry retrieves one or more further instances of the translation data and translation circuitry applies the translation defined by a detected instance of the translation data to the given virtual memory address.Type: GrantFiled: July 14, 2017Date of Patent: November 26, 2019Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Roxana Rusitoru, Curtis Glenn Dunham
-
Patent number: 10467159Abstract: A memory node controller for a node of a data processing network, the network including at least one computing device and at least one data resource, each data resource addressed by a physical address. The node is configured to couple the at least one computing device with the at least one data resource. Elements of the data processing network are addressed via a system address space. The memory node controller includes a first interface to the at least one data resource, a second interface to the at least one computing device, and a system to physical address translator cache configured to translate a system address in the system address space to a physical address in the physical address space of the at least one data resource.Type: GrantFiled: July 14, 2017Date of Patent: November 5, 2019Assignee: Arm LimitedInventors: Jonathan Curtis Beard, Roxana Rusitoru, Curtis Glenn Dunham
-
Patent number: 10423446Abstract: Data processing apparatus comprises one or more interconnected processing elements each configured to execute processing instructions of a program task; coherent memory circuitry storing one or more copies of data accessible by each of the processing elements, so that data written to a memory address in the coherent memory circuitry by one processing element is consistent with data read from that memory address in the coherent memory circuitry by another of the processing elements; the coherent memory circuitry comprising a memory region to store data, accessible by the processing elements, defining one or more attributes of a program task and context data associated with a most recent instance of execution of that program task; the apparatus comprising scheduling circuitry to schedule execution of a task by a processing element in response to the one or more attributes defined by data stored in the memory region corresponding to that task; and each processing element which executes a program task is configurType: GrantFiled: November 28, 2016Date of Patent: September 24, 2019Assignee: ARM LimitedInventors: Curtis Glenn Dunham, Jonathan Curtis Beard, Roxana Rusitoru