Patents by Inventor Russell Kinder
Russell Kinder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949336Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: GrantFiled: May 16, 2022Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell Kinder
-
Publication number: 20230361682Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: ApplicationFiled: July 20, 2023Publication date: November 9, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell KINDER
-
Publication number: 20220278620Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: ApplicationFiled: May 16, 2022Publication date: September 1, 2022Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell Kinder
-
Patent number: 11336183Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: GrantFiled: May 29, 2019Date of Patent: May 17, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell Kinder
-
Publication number: 20210221474Abstract: A pneumatic system utilizes a pneumatic cylinder to deploy and retract a bimini top. The pneumatic system also provides pressurized air to additional peripheral devices. A bimini top assembly includes links to deploy and retract a bimini top with an actuator.Type: ApplicationFiled: January 20, 2021Publication date: July 22, 2021Inventors: Mark Russell KINDER, Robert L. TIEDGE
-
Publication number: 20190280596Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: ApplicationFiled: May 29, 2019Publication date: September 12, 2019Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell KINDER
-
Patent number: 10320296Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: GrantFiled: March 30, 2018Date of Patent: June 11, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell Kinder
-
Publication number: 20190097537Abstract: Multiphase voltage regulator systems are disclosed which include parallel signal pathways that functionally cooperate to provide an analog output signal at a constant, or substantially constant, voltage. The parallel signal pathways generate energy storage element charging signals to charge and/or discharge energy storage elements. Energy provided by discharging energy storage elements is thereafter combined to provide the analog output signal. Moreover, the parallel signal pathways compare one of the energy storage element charging signals with a reference input signal to provide a global error correction signal representing a difference, or error, between the reference input signal and the analog output signal. The parallel signal pathways thereafter adjust the energy storage element charging signals in accordance with the global error correction signal to lessen this difference or error.Type: ApplicationFiled: March 30, 2018Publication date: March 28, 2019Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Russell KINDER
-
Patent number: 10164621Abstract: A circuit includes a first switch, a second switch, a first delay circuit and a second delay circuit. The first switch includes a first terminal, and the second switch includes a second terminal. The first circuit is coupled to the first terminal and the second terminal. The first circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and a delay setting. The delay setting corresponds to a delay between successive ON times of the first switch and the second switch. The second circuit is coupled to the first circuit. The second circuit is configured to monitor a first voltage on the first terminal and a second voltage on the second terminal, and to generate the delay setting based on at least the first voltage on the first terminal, or the second voltage on the second terminal.Type: GrantFiled: July 11, 2017Date of Patent: December 25, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Russell Kinder
-
Patent number: 10103617Abstract: A regulator circuit comprises: a regulator output node; at least (N+1) regulator control circuits, N being an integer greater than 1; N drivers, each one of the N drivers including: a multiplexer having an input port and an output port, the input port of the multiplexer being coupled with output nodes of the at least (N+1) regulator control circuits; an adjuster circuit configured to adjust a level of a current supplied by the driver to the regulator output node; and a task controller. The task controller is configured to: set a first one of the N+1 regulator control circuits to be idle during a first cycle of a clock signal; and set a second one of the N+1 regulator control circuits to be idle during a second cycle of the clock signal.Type: GrantFiled: May 9, 2017Date of Patent: October 16, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Alan Roth, Eric Soenen, Russell Kinder
-
Patent number: 10063144Abstract: A multi-phase buck converter comprises a first comparator, a second comparator and a counter. The first comparator has a first node connected to a first voltage reference and a second node. The second comparator has a first node connected to a second voltage reference and a second node. The second node of the second comparator and the second node of the first comparator are together connected to an input voltage from an active phase of the buck converter. The counter is configured to adjust a number of active phases of the buck converter based on the input voltage.Type: GrantFiled: October 26, 2016Date of Patent: August 28, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Alan Drake, Eric Soenen, Alan Roth, Russell Kinder
-
Publication number: 20180115242Abstract: A multi-phase buck converter comprises a first comparator, a second comparator and a counter. The first comparator has a first node connected to a first voltage reference and a second node. The second comparator has a first node connected to a second voltage reference and a second node. The second node of the second comparator and the second node of the first comparator are together connected to an input voltage from an active phase of the buck converter. The counter is configured to adjust a number of active phases of the buck converter based on the input voltage.Type: ApplicationFiled: October 26, 2016Publication date: April 26, 2018Inventors: ALAN DRAKE, ERIC SOENEN, ALAN ROTH, RUSSELL KINDER
-
Publication number: 20170310311Abstract: A circuit includes a first switch, a second switch, a first delay circuit and a second delay circuit. The first switch includes a first terminal, and the second switch includes a second terminal. The first circuit is coupled to the first terminal and the second terminal. The first circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and a delay setting. The delay setting corresponds to a delay between successive ON times of the first switch and the second switch. The second circuit is coupled to the first circuit. The second circuit is configured to monitor a first voltage on the first terminal and a second voltage on the second terminal, and to generate the delay setting based on at least the first voltage on the first terminal, or the second voltage on the second terminal.Type: ApplicationFiled: July 11, 2017Publication date: October 26, 2017Inventor: Russell KINDER
-
Publication number: 20170244315Abstract: A regulator circuit comprises: a regulator output node; at least (N+1) regulator control circuits, N being an integer greater than 1; N drivers, each one of the N drivers including: a multiplexer having an input port and an output port, the input port of the multiplexer being coupled with output nodes of the at least (N+1) regulator control circuits; an adjuster circuit configured to adjust a level of a current supplied by the driver to the regulator output node; and a task controller. The task controller is configured to: set a first one of the N+1 regulator control circuits to be idle during a first cycle of a clock signal; and set a second one of the N+1 regulator control circuits to be idle during a second cycle of the clock signal.Type: ApplicationFiled: May 9, 2017Publication date: August 24, 2017Inventors: Alan ROTH, Eric SOENEN, Russell KINDER
-
Patent number: 9735764Abstract: A circuit includes a first switch, a second switch, a first delay circuit and a second delay circuit. The first switch includes a first terminal, and the second switch includes a second terminal. The first delay circuit is coupled to the first terminal and the second terminal. The first delay circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and with a delay between successive ON times of the first switch and the second switch. The second delay circuit is coupled to the first terminal and the second terminal. The second delay circuit is configured to control the first delay circuit to generate the delay in accordance with a stored setting of the delay, a first voltage on the first terminal, or a second voltage on the second terminal.Type: GrantFiled: January 4, 2016Date of Patent: August 15, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Russell Kinder
-
Patent number: 9654008Abstract: A regulator circuit includes a regulator output node, at least (N+1) regulator control circuits, and N drivers. N is an integer greater than 1. Each one of the N drivers includes a multiplexer, a driver stage, and a pre-driver stage. The multiplexer includes an input port and an output port, where the input port of the multiplexer is coupled with output nodes of the at least (N+1) regulator control circuits. The driver stage is coupled with the regulator output node. The pre-driver stage is configured to control the driver stage based on a signal on the output port of the multiplexer.Type: GrantFiled: June 3, 2015Date of Patent: May 16, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Alan Roth, Eric Soenen, Russell Kinder
-
Publication number: 20160118968Abstract: A circuit includes a first switch, a second switch, a first delay circuit and a second delay circuit. The first switch includes a first terminal, and the second switch includes a second terminal. The first delay circuit is coupled to the first terminal and the second terminal. The first delay circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and with a delay between successive ON times of the first switch and the second switch. The second delay circuit is coupled to the first terminal and the second terminal. The second delay circuit is configured to control the first delay circuit to generate the delay in accordance with a stored setting of the delay, a first voltage on the first terminal, or a second voltage on the second terminal.Type: ApplicationFiled: January 4, 2016Publication date: April 28, 2016Inventor: Russell KINDER
-
Patent number: 9231573Abstract: A driving circuit includes first and second switches coupled in series, a delay generating circuit and a delay controlling circuit. The delay generating circuit and the delay controlling circuit are coupled to first and second control terminals of the first and second switches. The delay generating circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and with a delay between successive ON times of the first switch and the second switch. The delay controlling circuit is configured to store a setting of the delay, and control the delay generating circuit to generate the delay in accordance with the stored setting, a first voltage on the first control terminal and a second voltage on the second control terminal.Type: GrantFiled: May 30, 2014Date of Patent: January 5, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Russell Kinder
-
Publication number: 20150357918Abstract: A regulator circuit includes a regulator output node, at least (N+1) regulator control circuits, and N drivers. N is an integer greater than 1. Each one of the N drivers includes a multiplexer, a driver stage, and a pre-driver stage. The multiplexer includes an input port and an output port, where the input port of the multiplexer is coupled with output nodes of the at least (N+1) regulator control circuits. The driver stage is coupled with the regulator output node. The pre-driver stage is configured to control the driver stage based on a signal on the output port of the multiplexer.Type: ApplicationFiled: June 3, 2015Publication date: December 10, 2015Inventors: Alan ROTH, Eric SOENEN, Russell KINDER
-
Publication number: 20150349762Abstract: A driving circuit includes first and second switches coupled in series, a delay generating circuit and a delay controlling circuit. The delay generating circuit and the delay controlling circuit are coupled to first and second control terminals of the first and second switches. The delay generating circuit is configured to alternately turn ON the first switch and the second switch in accordance with an input signal and with a delay between successive ON times of the first switch and the second switch. The delay controlling circuit is configured to store a setting of the delay, and control the delay generating circuit to generate the delay in accordance with the stored setting, a first voltage on the first control terminal and a second voltage on the second control terminal.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Russell KINDER