Abstract: A wall-mountable outlet comprising an enclosure and a faceplate mechanically coupled to the enclosure. An optical network terminal (ONT) is provided in the enclosure. In one example embodiment, the ONT comprises an optical-electrical (O-E) data module, and the O-E data module comprises an O-E converter. The O-E data module can further comprise a switch arranged to selectively couple at least one signal with the O-E converter. The O-E data module further can comprise a Passive Optical Network (PON) controller interposed between the O-E converter and the switch.

Abstract: A wall-mountable outlet comprising an enclosure and a faceplate mechanically coupled to the enclosure. An optical network terminal (ONT) is provided in the enclosure. In one example embodiment, the ONT comprises an optical-electrical (O-E) data module, and the O-E data module comprises an O-E converter. The O-E data module can further comprise a switch arranged to selectively couple at least one signal with the O-E converter. The O-E data module further can comprise a Passive Optical Network (PON) controller interposed between the O-E converter and the switch.

Abstract: A wall-mountable outlet comprising an enclosure and a faceplate mechanically coupled to the enclosure. An optical network terminal (ONT) is provided in the enclosure. In one example embodiment, the ONT comprises an optical-electrical (O-E) data module, and the O-E data module comprises an O-E converter. The O-E data module can further comprise a switch arranged to selectively couple at least one signal with the O-E converter. The O-E data module further can comprise a Passive Optical Network (PON) controller interposed between the O-E converter and the switch.

Abstract: A wall-mountable outlet comprising an enclosure and a faceplate mechanically coupled to the enclosure. An optical network terminal (ONT) is provided in the enclosure. In one example embodiment, the ONT comprises an optical-electrical (O-E) data module, and the O-E data module comprises an O-E converter. The O-E data module can further comprise a switch arranged to selectively couple at least one signal with the O-E converter. The O-E data module further can comprise a Passive Optical Network (PON) controller interposed between the O-E converter and the switch.

Abstract: Passive optical networks can experience faults that are unrecoverable. An embodiments of the present invention is a hybrid passive optical network configured to protect a primary optical path employing a switch to transmit data from the primary path to a secondary path in a passive manner. In an event data flows through both the primary path and the secondary path, the optical switch may be configured to monitor the primary path. In such an embodiment, the optical switch is a protection optical switch that is sensitive to monitoring an optical signal that flows on the primary path. If the switch detects a loss of signal on the primary path, the optical switch automatically switches delivery of the optical signal from the primary path to the secondary path, via the optical switch to allow an optical line terminal to receive optical signals virtually uninterrupted.

Abstract: The high frequency components of a SCSI signal are adaptively equalized using an adaptive filter having an adjustable gain. A comparator is used to compare an input signal with a predetermined threshold level. Based on the result of the comparison, the adjustable gain of the adaptive filter is modified.

Abstract: A method and apparatus for correcting the timing skew of data signals in a parallel data transmission system, such as Small Computer System Interface (SCSI) data bus, relative to a receive clock in the data bus. The system separately corrects the receive clock duty cycle, and also features independent de-skewing of the rising and falling edges of a data waveform to improve timing accuracy of transmitted signals. The method and apparatus can be used without substantial changes to existing transmission system protocols, and can be implemented on an all-digital integrated circuit.

Abstract: A circuit for measuring and compensating for DC offset introduced into a differential signal due to, for example, terminator mismatches and interconnect resistance, is described herein. The circuit includes a plurality of capacitors that store test values of a differential signal, a summer, a comparator, a digital counter, and an analog-to-digital converter. The summer sums signals from the plurality of capacitors and a dc offset correction signal from the analog-to-digital converter. A differential output from the summer is processed by the comparator to generate a binary output signal that is used to recursively modify the value of the dc offset correction signal until the dc offset correction signal stabilizes.

Abstract: An apparatus mitigates inter-symbol interference effects on an oscillating signal from which digital data will be obtained at a receive end of a channel. The inter-symbol interference is introduced into the oscillating signal as a result of transmitting the oscillating signal through the transmission channel over a substantial distance from a transmit device to the receive end of the channel. A filter element receives an input signal from the transmit device and outputs a filtered signal within a predetermined frequency band. The filter element has a mechanism for adjusting a gain for a given range of frequencies within the predetermined frequency band. The given range of frequencies corresponds to higher frequencies in the predetermined frequency band. An amplitude determining mechanism determines a peak amplitude of the filtered signal.

Abstract: DC offset introduced into a differential signal is compensated for by DC offset correction circuitry. The DC offset correction circuitry receives a known training pattern of alternating logic high and logic low levels (i.e., 10101010 etc.). In one embodiment, the received signal is integrated and the result compared to a predetermined reference level. The result of the comparison is used to adjust a DC offset correction value that is added to the received signal. This process is iteratively performed until successive results of the comparison indicate that the DC offset has been compensated for in another embodiment, the duty-cycle of the received signal is calculated. The result of the duty-cycle calculation is used to iteratively adjust the DC offset correction value.

Abstract: An embodiment of the invention provides a method for performing timing de-skew in order to properly receive digital computer information. A sequence of N clock pulses are generated at intervals having phases offset from one another by T/N, where N is at least 2, T is a duration of one bit-cell time, and one cycle of each of the clock phases has a duration of 2T. A test signal is generated at a transmitting portion. The test signal is received, and one of the generated sequences of clock pulses which is aligned with the test signal is identified. The identified one of the generated sequences of clock pulses is used to determine which one of the generated sequences of clock pulses and which polarity to use to receive data.

Abstract: A phase difference to duty-cycle circuit converts a phase shifted signal and a reference signal into a single signal having a duty cycle that is a function of the phase difference between the two signals. The single signal may be further converted to a single direct current (DC) value before being transmitted to external measurement circuitry. The external measurement circuitry, by simply measuring the magnitude of the DC signal, can determine the phase difference between the phase shifted signal and the reference signal. In an alternate embodiment, the phase shift in the target bit of a bit pattern is determined based on measurements of the DC voltage value of the shifted target bit pattern, the DC voltage value of first bit pattern comprising a non-shifted bit pattern representing a zero phase shift of the target bit, and a DC voltage value of a bit pattern comprising a non-shifted bit pattern representing a 100% phase shift of the target bit.

Abstract: DC offset introduced into a differential signal is compensated for by DC offset correction circuitry. The DC offset correction circuitry receives a known training pattern of alternating logic high and logic low levels (i.e., 10101010 etc.). In one embodiment, the received signal is integrated and the result compared to a predetermined reference level. The result of the comparison is used to adjust a DC offset correction value that is added to the received signal. This process is iteratively performed until successive results of the comparison indicate that the DC offset has been compensated for. In another embodiment, the duty-cycle of the received signal is calculated. The result of the duty-cycle calculation is used to iteratively adjust the DC offset correction value.

Abstract: A phase difference to duty-cycle circuit converts a phase shifted signal and a reference signal into a single signal having a duty cycle that is a function of the phase difference between the two signals. The single signal may be further converted to a single direct current (DC) value before being transmitted to external measurement circuitry. The external measurement circuitry, by simply measuring the magnitude of the DC signal, can determine the phase difference between the phase shifted signal and the reference signal. In an alternate embodiment, the phase shift in the target bit of a bit pattern is determined based on measurements of the DC voltage value of the shifted target bit pattern, the DC voltage value of first bit pattern comprising a non-shifted bit pattern representing a zero phase shift of the target bit, and a DC voltage value of a bit pattern comprising a non-shifted bit pattern representing a 100% phase shift of the target bit.

Abstract: Momentary contact with a defect site of a data storage disk or free particle by a magnetoresistive read element of a flying head causes momentary heating and unwanted increase in element resistance (thermal asperity) which can disrupt hard disk drive data reading operations. Since the disk carries a predetermined data format, the disk drive controller correlates location of a thermal asperity to the format and thereupon selects from several available thermal asperity recovery methods a method most likely to minimize thermal asperity effect upon disk drive operation during rereading of data at the thermal asperity location.

Abstract: A phase locked loop has an average zero phase start circuit to detect and correct for the average phase difference between a data signal and a VCO clock signal over a short interval at the beginning of phase-lock acquisition. The average zero phase start circuit has a data comparator to split the data stream into odd and even portions; odd and even pulse position detectors to detect the phase difference between pulses of the odd and even data signals and corresponding pulses of the VCO clock; and a ramp generator to generate a voltage corresponding to the sum of the detected phase differences. The ramp generator employs a capacitor and switched current sources that discharge the capacitor at a fixed rate to generate the voltage. After 4 phase difference measurements are taken, the VCO is stopped, and another current source discharges the capacitor at 4 times the fixed rate.

Abstract: Separate charge pumps (58, 60 and 74, 76) drive integral and proportional control paths for a voltage-controlled oscillator (52) in a phase-locked loop (50). A control circuit (74) varies the loop gain of the phase-locked loop by varying the current supplied by the integral-path charge pump (58,60) through a range that is the square of the range through which the current supplied by the proportional-path charge pump (74, 76) is varied. As a consequence, the damping factor of the loop response changes very little as the loop gain is varied through a large range.

Abstract: Circuitry and method for generating electrical currents representative of an exponential function of an input current. The circuit includes an input diode chain and an output diode chain. Each of the diodes in the input diode chain has an input current passing therethrough. The input current is produced by an input current source connected in sources with the diode below the cathode of the diode. A voltage driving circuit drives a voltage drop across the output diode chain that has a predetermined relationship to the voltage drop across the input diode chain. The voltage drop across the output diode chain results in a current through the output diode chain. The number of diodes in the output diode chain is preselected relative to the number of diodes in the input diode chain such that the current through the output diode chain is representative of an exponential function of the input current or currents.

Abstract: Apparatus and method for driving a non-centertapped load such as a loudspeaker from a low voltage supply such as a single dry cell, with increased efficiency. A push-pull signal having similar polarity voltage excursions is applied to opposite terminals of the load. Alternate individual terminals of the load which are opposite to the terminals to which the non-idle phases of the push-pull signal are alternately applied are connected to a common terminal via a pair of transistors. The pair of transistors are driven by an amplified representation of the push-pull input signal. Since pulse signals are not used to drive the pair of transistors, capacitors need not be used to eliminate switching transients which would otherwise appear, and increased efficiency results.

Abstract: Vocalizing apparatus for use in a doll which has a synthesizer for producing speech sounds. The synthesizer is controlled by a digital controller having a memory which stores information representing a vocabulary of infant-like sounds. A motion detector, which may be in the form of a gravity-actuated switch, activates the controller so as to cause the synthesizer to produce a pattern of sound simulating happy infant sounds when the doll is moved and when it is cuddled, and fussing or crying sounds when it is thereafter not moved for a time. The electronic apparatus is shut down if the doll is left unmoved for a time after it no longer emits the fussing sounds but is automatically activated when again it is moved. The vocalizing apparatus is provided in a self-contained package, removable for laundering.