Patents by Inventor Ryohei Okazaki
Ryohei Okazaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240118900Abstract: An arithmetic processing device executes instructions by pipeline processing. In the arithmetic processing device, a branch predictor includes a prediction holder holding a prediction value of a consecutively taken branch count, a current taken branch count, and a prediction value of a remaining taken branch count for conditional branch instructions. A branch instruction issuance scheduler outputs an instruction refetch request upon a branch prediction miss of a conditional branch instruction held at an entry other than a head of a branch instruction completion queue holding branch instructions to be completed, and a repair request to the branch predictor for conditional branch instructions held between the entry and the head of the queue. In response to the requests, the branch predictor updates the prediction value of the remaining taken branch count for the conditional branch instructions corresponding to the repair request.Type: ApplicationFiled: June 29, 2023Publication date: April 11, 2024Applicant: Fujitsu LimitedInventor: Ryohei Okazaki
-
Publication number: 20240086197Abstract: A processor configured to store prediction information that is obtained from a call instruction that is fetched in a RAS fetch, acquire the prediction information that is used in a return instruction from the RAS fetch, delete the prediction information, store the prediction information in a RAS complete after completion of execution of the call instruction, and delete the prediction information from the RAS complete after completion of execution of the return instruction, and specify a first entry that is the closest to a top of the queue among the entries in which the branch instruction on which the branch prediction error is detected is re-executed, store and delete the prediction information in and from the RAS fetch according to the call instruction and the return instruction that are stored in entries closer to the top than the first entry is, and cause the first entry to be re-executes.Type: ApplicationFiled: June 6, 2023Publication date: March 14, 2024Applicant: Fujitsu LimitedInventors: Chunye You, Ryohei Okazaki
-
Patent number: 11720366Abstract: An arithmetic processing apparatus includes two instruction decoders. A first decoder processes instructions in a single cycle, while a second decoder processes instructions in a plurality of cycles. The apparatus further includes a determination circuit that causes the first decoder to process an instruction to be processed when the instruction to be processed is a specific instruction and there is no previous instruction being processed, and causes the second decoder to process the instruction to be processed when the instruction to be processed is not the specific instruction or there is a previous instruction being processed.Type: GrantFiled: February 23, 2021Date of Patent: August 8, 2023Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11507377Abstract: An arithmetic processing circuit includes an fetch unit configured to generate fetch addresses, an address table configured to store a branch address and a first tag for each of a plurality of indexes, the indexes being a first bit string extracted from a fetch address by including at least one bit among instruction address bits whose values vary within one fetch line, the first tag being a second bit string situated at higher bit positions than the first bit string, an upper tag storage unit configured to store a second tag situated at higher bit positions than the first tag, and a branch determination unit configured to supply to the fetch unit the branch address retrieved from the address table, upon determining that the first tag retrieved from the address table and the second tag in the upper tag storage unit match respective portions of the fetch address.Type: GrantFiled: October 5, 2021Date of Patent: November 22, 2022Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11372712Abstract: A processing device performs a first process in a plurality of cycles to update a plurality of resources included in programmable resources. The processing device includes an instruction execution circuit that records that the first process is being executed, and makes an error notification when an error is detected during execution of an instruction, and a retry control circuit that records a type of the first process at a starting point of the first process, judges from the recorded type whether the first process is re-executable upon receiving the error notification during the first process, and instructs re-execution of the first process from a start of the first process in a case where the first process is judged to be re-executable. The instruction execution circuit performs a retry process to re-execute the first process when instructed from the retry control circuit to re-execute the first process.Type: GrantFiled: November 12, 2019Date of Patent: June 28, 2022Assignee: FUJITSU LIMITEDInventors: Norihito Gomyo, Ryohei Okazaki, Yasunobu Akizuki
-
Publication number: 20220188118Abstract: An arithmetic processing circuit includes an fetch unit configured to generate fetch addresses, an address table configured to store a branch address and a first tag for each of a plurality of indexes, the indexes being a first bit string extracted from a fetch address by including at least one bit among instruction address bits whose values vary within one fetch line, the first tag being a second bit string situated at higher bit positions than the first bit string, an upper tag storage unit configured to store a second tag situated at higher bit positions than the first tag, and a branch determination unit configured to supply to the fetch unit the branch address retrieved from the address table, upon determining that the first tag retrieved from the address table and the second tag in the upper tag storage unit match respective portions of the fetch address.Type: ApplicationFiled: October 5, 2021Publication date: June 16, 2022Applicant: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11314505Abstract: An arithmetic processing device includes: a decoder configured to write an immediate value to a register in a case where an instruction to be executed is an instruction not involving data reading from the register; and a processor configured to read data from the register and write a computing result based on the read data to the register in a case where an instruction to be executed by the decoder is an instruction involving data reading from the register.Type: GrantFiled: February 3, 2021Date of Patent: April 26, 2022Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11249763Abstract: An arithmetic processing unit includes an instruction decoder which decodes a fetch instruction to issue an execution instruction; a reservation station which temporarily stores the execution instruction; and an arithmetic unit which executes the execution instruction, and the fetch instruction includes a multi-flow instruction which is divided into divided instructions and a single instruction. The instruction decoder includes: a pre-decoder including N number of slots each of which divides the multi-flow instruction into divided instructions; a main decoder including N number of slots each of which decodes the instructions to issue an execution instruction; and a pre-decoder buffer including N?K number of slots each of which temporarily stores instructions in the pre-decoder. The instruction decoder repeats transferring the divided instructions and the single instructions from the slots of the pre-decoder and the slots of the pre-decoder buffer to the main decoder as much as possible in order.Type: GrantFiled: February 4, 2019Date of Patent: February 15, 2022Assignee: FUJITSU LIMITEDInventors: Ryohei Okazaki, Yasunobu Akizuki
-
Patent number: 11231926Abstract: An arithmetic processing unit includes an instruction decoder, first to fourth reservation stations, first and second computing units, first and second load-store units, and an allocation unit. The allocation unit, when the execution instruction is a first instruction that is executable in first and second computing units but not executable in first and second load-store units, allocates the first instruction to first or second reservation station based on a first allocation table, and when the execution instruction is a second instruction that is executable in the first and second load-store units but not executable in the first and second computing units, allocates the second instruction to third or fourth reservation station based on a second allocation table.Type: GrantFiled: December 8, 2020Date of Patent: January 25, 2022Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11210101Abstract: An arithmetic processing device includes: a decoding circuit configured to decode a command; a command execution circuit configured to execute the command decoded by the decoding circuit; a register circuit configured to include a plurality of registers for holding data used by the command execution circuit; an identification information holding circuit configured to store identification information for identifying a register for writing a specific value when the command is a register writing command; a setting circuit configured to hold the specific value; and an operation control circuit configured to execute inhibiting processing when the command is a register reading command, the inhibiting processing including inhibiting an access of the register by the register reading command and selecting the specific value held in the setting circuit.Type: GrantFiled: August 22, 2019Date of Patent: December 28, 2021Assignee: FUJITSU LIMITEDInventors: Ryohei Okazaki, Sota Sakashita, Atushi Fusejima
-
Publication number: 20210318868Abstract: An arithmetic processing device includes: a decoder configured to write an immediate value to a register in a case where an instruction to be executed is an instruction not involving data reading from the register; and a processor configured to read data from the register and write a computing result based on the read data to the register in a case where an instruction to be executed by the decoder is an instruction involving data reading from the register.Type: ApplicationFiled: February 3, 2021Publication date: October 14, 2021Applicant: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Publication number: 20210318854Abstract: An arithmetic processing apparatus includes two instruction decoders. A first decoder processes instructions in a single cycle, while a second decoder processes instructions in a plurality of cycles. The apparatus further includes a determination circuit that causes the first decoder to process an instruction to be processed when the instruction to be processed is a specific instruction and there is no previous instruction being processed, and causes the second decoder to process the instruction to be processed when the instruction to be processed is not the specific instruction or there is a previous instruction being processed.Type: ApplicationFiled: February 23, 2021Publication date: October 14, 2021Applicant: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 11080063Abstract: A processing device includes an instruction extractor that extracts target instructions intended for a loop process that is repeatedly performed, from instructions decoded by an instruction decoder, and a loop buffer including entries where each of the target instructions extracted by an instruction extractor are stored. An instruction processor stores a target instruction into one of the entries of the loop buffer, and combines target instructions into one target instruction in a case where resources of an instruction execution circuit used by the target instructions do not overlap, to store the one instruction in one of the entries of the loop buffer, and a selector selects the instruction output from the instruction decoder or the target instruction output from the loop buffer, and outputs the selected instruction to the instruction execution circuit.Type: GrantFiled: October 28, 2019Date of Patent: August 3, 2021Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 10983790Abstract: An arithmetic processing unit includes an instruction decoder, first to fourth reservation stations, first and second computing units, first and second load-store units, and an allocation unit. The allocation unit, when the execution instruction is a first instruction that is executable in first and second computing units but not executable in first and second load-store units, allocates the first instruction to first or second reservation station based on a first allocation table, and when the execution instruction is a second instruction that is executable in the first and second load-store units but not executable in the first and second computing units, allocates the second instruction to third or fourth reservation station based on a second allocation table.Type: GrantFiled: March 22, 2019Date of Patent: April 20, 2021Assignee: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Publication number: 20210089302Abstract: An arithmetic processing unit includes an instruction decoder, first to fourth reservation stations, first and second computing units, first and second load-store units, and an allocation unit. The allocation unit, when the execution instruction is a first instruction that is executable in first and second computing units but not executable in first and second load-store units, allocates the first instruction to first or second reservation station based on a first allocation table, and when the execution instruction is a second instruction that is executable in the first and second load-store units but not executable in the first and second computing units, allocates the second instruction to third or fourth reservation station based on a second allocation table.Type: ApplicationFiled: December 8, 2020Publication date: March 25, 2021Applicant: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 10929137Abstract: An arithmetic processing device includes: a pipeline circuit including an instruction fetch circuit, an instruction decoder that performs a first branch misprediction determination for a branch instruction, and issues the instructions in-order, a branch instruction processing circuit which performs a second branch misprediction determination for the branch instruction; and a commit processing circuit that executes a commit processing of the processed instructions in-order.Type: GrantFiled: October 9, 2019Date of Patent: February 23, 2021Assignee: FUJITSU LIMITEDInventors: Hisanari Fujita, Ryohei Okazaki, Takashi Suzuki
-
Patent number: 10824431Abstract: An arithmetic circuit performs a floating-point operation. A floating-point register includes entries each allocated to an architectural register or a renaming register. An operation execution controller circuit issues a floating-point operation instruction and outputs a termination report of the floating-point operation before the floating-point operation is terminated. When exception handling is not performed at the time of instruction completion even when an exception is detected in the operation of the floating-point operation instruction, an instruction completion controller circuit outputs a release instruction that indicates a release of a renaming register when instruction execution is completed after the termination report is received.Type: GrantFiled: May 20, 2019Date of Patent: November 3, 2020Assignee: FUJITSU LIMITEDInventors: Yasunobu Akizuki, Atushi Fusejima, Norihito Gomyo, Ryohei Okazaki
-
Publication number: 20200167226Abstract: A processing device performs a first process in a plurality of cycles to update a plurality of resources included in programmable resources. The processing device includes an instruction execution circuit that records that the first process is being executed, and makes an error notification when an error is detected during execution of an instruction, and a retry control circuit that records a type of the first process at a starting point of the first process, judges from the recorded type whether the first process is re-executable upon receiving the error notification during the first process, and instructs re-execution of the first process from a start of the first process in a case where the first process is judged to be re-executable. The instruction execution circuit performs a retry process to re-execute the first process when instructed from the retry control circuit to re-execute the first process.Type: ApplicationFiled: November 12, 2019Publication date: May 28, 2020Applicant: FUJITSU LIMITEDInventors: Norihito Gomyo, Ryohei Okazaki, YASUNOBU AKIZUKI
-
Publication number: 20200150965Abstract: A processing device includes an instruction extractor that extracts target instructions intended for a loop process that is repeatedly performed, from instructions decoded by an instruction decoder, and a loop buffer including entries where each of the target instructions extracted by an instruction extractor are stored. An instruction processor stores a target instruction into one of the entries of the loop buffer, and combines target instructions into one target instruction in a case where resources of an instruction execution circuit used by the target instructions do not overlap, to store the one instruction in one of the entries of the loop buffer, and a selector selects the instruction output from the instruction decoder or the target instruction output from the loop buffer, and outputs the selected instruction to the instruction execution circuit.Type: ApplicationFiled: October 28, 2019Publication date: May 14, 2020Applicant: FUJITSU LIMITEDInventor: Ryohei Okazaki
-
Patent number: 10628154Abstract: An arithmetic processing device includes a plurality of arithmetic processing units each including, an internal circuit that, in an instruction processing state in which an instruction is processed, processes the instruction and that, in an instruction processing stopped state in which instruction processing is stopped, transitions to a state of power save operation, and a power control circuit that disables the power save operation; and a monitoring circuit that monitors the instruction processing stopped state of the plurality of arithmetic processing units and counts the number of the arithmetic processing units in the instruction processing stopped state. The power control circuit of each of the plurality of arithmetic processing units disables the power save operation of the arithmetic processing unit in the instruction processing stopped state, in a case where the number of the arithmetic processing units in the instruction processing stopped state exceeds a threshold.Type: GrantFiled: March 21, 2016Date of Patent: April 21, 2020Assignee: FUJITSU LIMITEDInventors: Ryohei Okazaki, Norihito Gomyo