Patents by Inventor Sakae Nakajima
Sakae Nakajima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10425074Abstract: There has been a problem in semiconductor apparatuses of related art in which a circuit operation cannot be returned after a reverse current occurred. In one embodiment, a semiconductor apparatus includes a timer block configured to count up a count value to a predetermined value in response to a control signal being enabled, the control signal instructing a power MOS transistor to be turned on, and a protection transistor including a drain connected to a gate of the power MOS transistor, a source and a back gate connected to a source of the power MOS transistor, and an epitaxial layer in which the power MOS transistor is formed, the epitaxial layer being supplied with a power supply voltage. The protection transistor short-circuits the source and gate of the power MOS transistor in response to an output voltage of the power MOS transistor meeting a predetermined condition and the count value reaching the predetermined value.Type: GrantFiled: April 25, 2017Date of Patent: September 24, 2019Assignee: Renesas Electronics CorporationInventor: Sakae Nakajima
-
Publication number: 20180013414Abstract: There has been a problem in semiconductor apparatuses of related art in which a circuit operation cannot be returned after a reverse current occurred. In one embodiment, a semiconductor apparatus includes a timer block configured to count up a count value to a predetermined value in response to a control signal being enabled, the control signal instructing a power MOS transistor to be turned on, and a protection transistor including a drain connected to a gate of the power MOS transistor, a source and a back gate connected to a source of the power MOS transistor, and an epitaxial layer in which the power MOS transistor is formed, the epitaxial layer being supplied with a power supply voltage. The protection transistor short-circuits the source and gate of the power MOS transistor in response to an output voltage of the power MOS transistor meeting a predetermined condition and the count value reaching the predetermined value.Type: ApplicationFiled: April 25, 2017Publication date: January 11, 2018Inventor: Sakae NAKAJIMA
-
Patent number: 9515650Abstract: A driver IC (Integrated Circuit) includes a power supply terminal; an output terminal to be coupled to a load element; a connection node on a current path between the power supply terminal and the output terminal; a substrate resistance, having one end coupled to the connection node; an output transistor including a gate, wherein the output transistor is coupled in series with the substrate resistance through the connection node; a resistance, having one end coupled to an other end of the substrate resistance; and a voltage detecting circuit configured to detect a voltage depending on a voltage between the one end of the substrate resistance and the other end of the substrate resistance, and to output an output signal, which is as an output of the voltage detecting circuit, to the gate of the output transistor.Type: GrantFiled: February 29, 2016Date of Patent: December 6, 2016Assignee: Renesas Electronics CorporationInventor: Sakae Nakajima
-
Patent number: 9503073Abstract: A power semiconductor device includes an output transistor, a control circuit connected with a gate of the output transistor, a first discharge route from a first node to a ground terminal, and a second discharge route from the first node to the ground terminal. In a usual turn-off, only the first discharge route is used. When a load abnormality occurs, both of the first and second discharge routes are used. The second discharge route contains a discharge transistor and a countercurrent prevention device. The discharge transistor is connected between the first node and the second node. The countercurrent prevention device prevents a flow of current from the third node to the second node. At least, in an OFF period, the control circuit sets the gate voltage of the discharge transistor to a high level.Type: GrantFiled: October 7, 2014Date of Patent: November 22, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Akihiro Nakahara, Sakae Nakajima
-
Publication number: 20160182035Abstract: A driver IC (Integrated Circuit) includes a power supply terminal; an output terminal to be coupled to a load element; a connection node on a current path between the power supply terminal and the output terminal; a substrate resistance, having one end coupled to the connection node; an output transistor including a gate, wherein the output transistor is coupled in series with the substrate resistance through the connection node; a resistance, having one end coupled to an other end of the substrate resistance; and a voltage detecting circuit configured to detect a voltage depending on a voltage between the one end of the substrate resistance and the other end of the substrate resistance, and to output an output signal, which is as an output of the voltage detecting circuit, to the gate of the output transistor.Type: ApplicationFiled: February 29, 2016Publication date: June 23, 2016Inventor: Sakae Nakajima
-
Patent number: 9300279Abstract: A semiconductor high-side driver including; an input terminal; an output terminal to be coupled to a load element; an output MOS transistor having a drain coupled to a power supply terminal, a source coupled to the output terminal and a gate; a sense MOS transistor having a drain coupled to the power supply terminal, a gate coupled to the gate of the output MOS transistor and a source; a control circuit coupled to the input terminal and provides a control signal to the gate of the output MOS transistor; and a voltage detection circuit which includes: a threshold voltage generation circuit having a first terminal coupled to the power supply terminal and a second terminal which generates a voltage lower than a voltage of the power supply terminal by a threshold voltage; and a comparator.Type: GrantFiled: July 24, 2015Date of Patent: March 29, 2016Assignee: Renesas Electronics CorporationInventor: Sakae Nakajima
-
Publication number: 20150333742Abstract: A semiconductor high-side driver including; an input terminal; an output terminal to be coupled to a load element; an output MOS transistor having a drain coupled to a power supply terminal, a source coupled to the output terminal and a gate; a sense MOS transistor having a drain coupled to the power supply terminal, a gate coupled to the gate of the output MOS transistor and a source; a control circuit coupled to the input terminal and provides a control signal to the gate of the output MOS transistor; and a voltage detection circuit which includes: a threshold voltage generation circuit having a first terminal coupled to the power supply terminal and a second terminal which generates a voltage lower than a voltage of the power supply terminal by a threshold voltage; and a comparator.Type: ApplicationFiled: July 24, 2015Publication date: November 19, 2015Inventor: Sakae Nakajima
-
Patent number: 9153688Abstract: A semiconductor device includes an N-type semiconductor region, a back electrode, first and second P-type base regions, first and second N+ diffusion layers, a gate insulating film, a gate electrode and a voltage detecting circuit. The first N+ diffusion layer functions as a source of an output MOS transistor and functions as a source of a sense MOS transistor. The gate electrode is provided to oppose the N-type semiconductor region and the first and second P-type base regions through the gate insulating film 40. A load current flows between the back electrode and the first N+ diffusion layer. The voltage detecting circuit generates a detection signal.Type: GrantFiled: June 18, 2014Date of Patent: October 6, 2015Assignee: Renesas Electronics CorporationInventor: Sakae Nakajima
-
Publication number: 20150022247Abstract: A power semiconductor device includes an output transistor, a control circuit connected with a gate of the output transistor, a first discharge route from a first node to a ground terminal, and a second discharge route from the first node to the ground terminal. In a usual turn-off, only the first discharge route is used. When a load abnormality occurs, both of the first and second discharge routes are used. The second discharge route contains a discharge transistor and a countercurrent prevention device. The discharge transistor is connected between the first node and the second node. The countercurrent prevention device prevents a flow of current from the third node to the second node. At least, in an OFF period, the control circuit sets the gate voltage of the discharge transistor to a high level.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Akihiro NAKAHARA, Sakae NAKAJIMA
-
Publication number: 20150014687Abstract: A semiconductor device includes an N-type semiconductor region, a back electrode, first and second P-type base regions, first and second N+ diffusion layers, a gate insulating film, a gate electrode and a voltage detecting circuit. The first N+ diffusion layer functions as a source of an output MOS transistor and functions as a source of a sense MOS transistor. The gate electrode is provided to oppose the N-type semiconductor region and the first and second P-type base regions through the gate insulating film 40. A load current flows between the back electrode and the first N+ diffusion layer. The voltage detecting circuit generates a detection signal.Type: ApplicationFiled: June 18, 2014Publication date: January 15, 2015Inventor: Sakae Nakajima
-
Patent number: 8884682Abstract: A power semiconductor device includes an output transistor, a control circuit connected with a gate of the output transistor, a first discharge route from a first node to a ground terminal, and a second discharge route from the first node to the ground terminal. In a usual turn-off, only the first discharge route is used. When a load abnormality occurs, both of the first and second discharge routes are used. The second discharge route contains a discharge transistor and a countercurrent prevention device. The discharge transistor is connected between the first node and the second node. The countercurrent prevention device prevents a flow of current from the third node to the second node. At least, in an OFF period, the control circuit sets the gate voltage of the discharge transistor to a high level.Type: GrantFiled: March 28, 2012Date of Patent: November 11, 2014Assignee: Renesas Electronics CorporationInventors: Akihiro Nakahara, Sakae Nakajima
-
Publication number: 20140022001Abstract: A power semiconductor device includes an output transistor, a control circuit connected with a gate of the output transistor, a first discharge route from a first node to a ground terminal, and a second discharge route from the first node to the ground terminal. In a usual turn-off, only the first discharge route is used. When a load abnormality occurs, both of the first and second discharge routes are used. The second discharge route contains a discharge transistor and a countercurrent prevention device. The discharge transistor is connected between the first node and the second node. The countercurrent prevention device prevents a flow of current from the third node to the second node. At least, in an OFF period, the control circuit sets the gate voltage of the discharge transistor to a high level.Type: ApplicationFiled: March 28, 2012Publication date: January 23, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Akihiro Nakahara, Sakae Nakajima
-
Patent number: 8547142Abstract: A power semiconductor device has: an output transistor connected between a power-supply terminal and an output terminal; a gate charge-discharge circuit configured to charge/discharge a first node connected to a gate of the output transistor to ON/OFF control the output transistor; a short switch circuit connected between the first node and the output terminal; and a short control circuit configured to control the short switch circuit. In the turn-ON period, the ON period and the turn-OFF period, the short control circuit cuts off electrical connection between the first node and the output terminal through the short switch circuit. In the OFF period, the short control circuit electrically connects the first node and the output terminal through the short switch circuit.Type: GrantFiled: October 7, 2011Date of Patent: October 1, 2013Assignee: Renesas Electronics CorporationInventors: Akihiro Nakahara, Sakae Nakajima
-
Patent number: 8508901Abstract: An overcurrent detection circuit in accordance with an exemplary aspect of the present invention includes a detection transistor, a potential difference setting unit, and a first transistor whose current value is controlled by the potential difference setting unit. Further, the potential difference setting unit includes a first depletion type transistor, a power-supply voltage being supplied to the drain of the first depletion type transistor, and the gate and source of the first depletion type transistor being connected to the gate of the first transistor, a second transistor, the drain and gate of the second transistor being connected to the gate of the first transistor, and a second depletion type transistor provided on the current path between the sources of the first transistor and the second transistor, the gate and drain of the second depletion type transistor being connected to the source of the detection transistor.Type: GrantFiled: August 12, 2009Date of Patent: August 13, 2013Assignee: Renesas Electronics CorporationInventor: Sakae Nakajima
-
Publication number: 20120098587Abstract: A power semiconductor device has: an output transistor connected between a power-supply terminal and an output terminal; a gate charge-discharge circuit configured to charge/discharge a first node connected to a gate of the output transistor to ON/OFF control the output transistor; a short switch circuit connected between the first node and the output terminal; and a short control circuit configured to control the short switch circuit. In the turn-ON period, the ON period and the turn-OFF period, the short control circuit cuts off electrical connection between the first node and the output terminal through the short switch circuit. In the OFF period, the short control circuit electrically connects the first node and the output terminal through the short switch circuit.Type: ApplicationFiled: October 7, 2011Publication date: April 26, 2012Applicant: RENESAS Electronics CorporationInventors: Akihiro Nakahara, Sakae Nakajima
-
Publication number: 20100067161Abstract: An overcurrent detection circuit in accordance with an exemplary aspect of the present invention includes a detection transistor, a potential difference setting unit, and a first transistor whose current value is controlled by the potential difference setting unit. Further, the potential difference setting unit includes a first depletion type transistor, a power-supply voltage being supplied to the drain of the first depletion type transistor, and the gate and source of the first depletion type transistor being connected to the gate of the first transistor, a second transistor, the drain and gate of the second transistor being connected to the gate of the first transistor, and a second depletion type transistor provided on the current path between the sources of the first transistor and the second transistor, the gate and drain of the second depletion type transistor being connected to the source of the detection transistor.Type: ApplicationFiled: August 12, 2009Publication date: March 18, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Sakae Nakajima
-
Patent number: 7675089Abstract: In relation to the conventional semiconductor device provided with a plurality of FETs, there is room for improving the pair accuracy of the FET-pair. A semiconductor device includes a first FET, a second FET, a third FET and a fourth FET. The four FETs are provided in an active region (certain region). The four have each of gate electrodes, respectively. Each of the gate electrodes are arranged along a circle in this sequence in plan view. The four FETs have the substantially same geometry.Type: GrantFiled: May 30, 2007Date of Patent: March 9, 2010Assignee: NEC Electronics CorporationInventor: Sakae Nakajima
-
Patent number: 7660091Abstract: A highly precise temperature compensation is applied in the detection of overcurrent. A control circuit detects a potential difference produced across a wire owing to the resistance of the wire and a load current that flows into the wire, which connects an NMOS transistor and an output terminal, and controls the NMOS transistor so as to limit the load current if the potential difference exceeds a prescribed value. The control circuit 20 includes a first diode group having a first end from which a first current is passed in a forward direction by a first current source and a second end connected to a first end of the wire, and a second diode group having a first end from which a second current is passed in a forward direction by a second current source and a second end connected to a second end of the wire.Type: GrantFiled: March 18, 2008Date of Patent: February 9, 2010Assignee: NEC Electronics CorporationInventor: Sakae Nakajima
-
Publication number: 20080232017Abstract: A highly precise temperature compensation is applied in the detection of overcurrent. A control circuit detects a potential difference produced across a wire owing to the resistance of the wire and a load current that flows into the wire, which connects an NMOS transistor and an output terminal, and controls the NMOS transistor so as to limit the load current if the potential difference exceeds a prescribed value. The control circuit 20 includes a first diode group having a first end from which a first current is passed in a forward direction by a first current source and a second end connected to a first end of the wire, and a second diode group having a first end from which a second current is passed in a forward direction by a second current source and a second end connected to a second end of the wire.Type: ApplicationFiled: March 18, 2008Publication date: September 25, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Sakae Nakajima
-
Publication number: 20070278522Abstract: In relation to the conventional semiconductor device provided with a plurality of FETS, there is room for improving the pair accuracy of the FET-pair. A semiconductor device includes a first FET, a second FET, a third FET and a fourth FET. The four FETs are provided in an active region (certain region). The four have each of gate electrodes, respectively. Each of the gate electrodes are arranged along a circle in this sequence in plan view. The four FETs have the substantially same geometry.Type: ApplicationFiled: May 30, 2007Publication date: December 6, 2007Applicant: NEC ELECTRONICS CORPORATIONInventor: Sakae Nakajima