Patents by Inventor Samaksh Sinha
Samaksh Sinha has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10284205Abstract: A clock generator and a method to control an associated system are described. The clock generator (e.g., a PLL) can include a charge pump that can generate a current, and a controller coupled to the charge pump. The controller can determine a characteristic impacting operation of the clock generator and control the charge pump to adjust the current based on the determined characteristic to adjust a bandwidth of the clock generator. The clock generator and method can include adjusting the bandwidth to compensate for variations (e.g. PVT variations) that impact the operation of the clock generator to maintain constant or substantially constant bandwidth independent of such variations.Type: GrantFiled: October 21, 2016Date of Patent: May 7, 2019Assignee: Infineon Technologies AGInventors: Samaksh Sinha, Sai Siddharth Pothapragada
-
Publication number: 20180115315Abstract: A clock generator and a method to control an associated system are described. The clock generator (e.g., a PLL) can include a charge pump that can generate a current, and a controller coupled to the charge pump. The controller can determine a characteristic impacting operation of the clock generator and control the charge pump to adjust the current based on the determined characteristic to adjust a bandwidth of the clock generator. The clock generator and method can include adjusting the bandwidth to compensate for variations (e.g. PVT variations) that impact the operation of the clock generator to maintain constant or substantially constant bandwidth independent of such variations.Type: ApplicationFiled: October 21, 2016Publication date: April 26, 2018Inventors: Samaksh Sinha, Sai Siddharth Pothapragada
-
Patent number: 9496888Abstract: Representative implementations of devices and techniques provide analog to digital conversion of time-discrete analog inputs. A redundant binary scaled capacitance arrangement using a successive approximation technique can provide a fast and power efficient ADC, with improved error correction. For example, a successive approximation capacitor arrangement may include multiple arrays of capacitances with binary bit weights. In an implementation, the technique includes processing the capacitances in successive cycles, where each cycle generates a binary error correction code representing greater than one bit of the digital output.Type: GrantFiled: December 12, 2014Date of Patent: November 15, 2016Assignee: Infineon Technologies AGInventors: Sunny Sharma, Chin Yeong Koh, Samaksh Sinha
-
Patent number: 8907651Abstract: An electronic circuit includes a switchable circuit domain that operates in a RUN mode and a STANDBY mode and receives a supply current from a core power supply. A power regulator is connected between the core power supply and the switchable circuit domain to regulate the supply current provided to the switchable circuit domain when the electronic circuit is in the RUN mode. A capacitor is connected between the power regulator and ground and is charged by a refresh circuit when the electronic circuit is in the STANDBY mode. The refresh circuit maintains a voltage across the capacitor when the electronic circuit is in the standby mode, which reduces the time for the electronic circuit to transition from the STANDBY mode to the RUN mode.Type: GrantFiled: February 9, 2012Date of Patent: December 9, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Morthala V Narsi Reddy, Kushal Kamal, Samaksh Sinha
-
Patent number: 8890602Abstract: A well-biasing circuit for an integrated circuit (IC) includes a well-bias regulator for providing well-bias voltages (n-well and p-well bias voltages) to well-bias contacts (n-well and p-well bias contacts) of each cell of the IC when the integrated circuit is in STOP and STANDBY modes. A switch is connected between a core power supply and the well-bias contact for connecting and disconnecting the core power supply and the well-bias contact when the IC is in RUN and STOP modes, and STANDBY mode, respectively. A voltage inverter circuit and a CMOS inverter circuit enable and disable the switch when the IC is in the RUN mode, and STOP and STANDBY modes, respectively.Type: GrantFiled: January 16, 2013Date of Patent: November 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Samaksh Sinha, Manmohan Rana, Nishant Singh Thakur
-
Patent number: 8890495Abstract: A power supply that provides a supply voltage to an integrated circuit (IC) includes high and low power regulators and a power management circuit. The high power regulator regulates the supply voltage at a first voltage level and the low power regulator is set to an inactive mode when the IC is in a RUN mode. When the IC transitions from the RUN mode to a STOP mode, the high power regulator stops regulating and the supply voltage is maintained at a second voltage level, while the lower power regulator is set to an active mode for regulating the supply voltage at a third voltage level. A fallback signal is generated when the supply voltage drops below a first threshold value after which the low power regulator is set in the inactive mode and the high power regulator is configured to regulate the supply voltage at a fourth voltage level.Type: GrantFiled: January 24, 2013Date of Patent: November 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Samaksh Sinha, Garima Sharda, Nishant Singh Thakur
-
Publication number: 20140203866Abstract: A power supply that provides a supply voltage to an integrated circuit (IC) includes high and low power regulators and a power management circuit. The high power regulator regulates the supply voltage at a first voltage level and the low power regulator is set to an inactive mode when the IC is in a RUN mode. When the IC transitions from the RUN mode to a STOP mode, the high power regulator stops regulating and the supply voltage is maintained at a second voltage level, while the lower power regulator is set to an active mode for regulating the supply voltage at a third voltage level. A fallback signal is generated when the supply voltage drops below a first threshold value after which the low power regulator is set in the inactive mode and the high power regulator is configured to regulate the supply voltage at a fourth voltage level.Type: ApplicationFiled: January 24, 2013Publication date: July 24, 2014Inventors: Samaksh Sinha, Garima Sharda, Nishant Singh Thakur
-
Publication number: 20140197883Abstract: A well-biasing circuit for an integrated circuit (IC) includes a well-bias regulator for providing well-bias voltages (n-well and p-well bias voltages) to well-bias contacts (n-well and p-well bias contacts) of each cell of the IC when the integrated circuit is in STOP and STANDBY modes. A switch is connected between a core power supply and the well-bias contact for connecting and disconnecting the core power supply and the well-bias contact when the IC is in RUN and STOP modes, and STANDBY mode, respectively. A voltage inverter circuit and a CMOS inverter circuit enable and disable the switch when the IC is in the RUN mode, and STOP and STANDBY modes, respectively.Type: ApplicationFiled: January 16, 2013Publication date: July 17, 2014Inventors: Samaksh Sinha, Manmohan Rana, Nishant Singh Thakur
-
Patent number: 8780649Abstract: A buffer and control circuit for a synchronous memory controller includes first and second differential comparators and control logic. The first differential comparator is provided with positive and negative differential input signals and the second differential comparator is provided with offset positive and negative differential input signals. The first and second differential comparators generate output signals based on magnitudes of the positive and negative differential input signals and the offset positive and negative differential input signals. The control logic generates a reference strobe signal based on the output signals.Type: GrantFiled: April 26, 2012Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Nitin Pant, Trong D. Nguyen, Samaksh Sinha
-
Patent number: 8760202Abstract: A system for generating a clock signal includes a phase-locked loop (PLL) and a voltage storage circuit. The PLL includes a voltage-controlled oscillator (VCO) that generates a clock signal based on a control voltage. The voltage storage circuit includes a unity-gain amplifier (UGA) and first, second and third switches. The first switch connects an input terminal of the UGA and an input of the VCO to sample the control voltage before the PLL transitions from RUN mode to STOP mode. The second switch connects the input and output terminals of the UGA to store the sampled control voltage when the PLL is in STOP mode. The third switch connects the output terminal of the UGA to the input terminal of a low pass filter (LPF) to provide the stored control voltage to the LPF when the PLL transitions from the STOP mode to the RUN mode.Type: GrantFiled: May 15, 2013Date of Patent: June 24, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Samaksh Sinha, Niti Gupta, Sunny Gupta
-
Patent number: 8762753Abstract: A power management circuit for managing power supplied to an electronic circuit by a core power supply. The electronic circuit includes digital and analog circuit domains and operates in POWER-ON, RUN and STANDBY modes. The power management circuit includes a master state machine that exchanges a handshake signal with the analog circuit domain to monitor the modes of operation and generates first and second configuration signals. The power management circuit enables and disables the analog circuit domain based on the first and second configuration signals. A switch connected to the core power supply and the digital circuit module enables and disables the digital circuit domain based on the second configuration signal.Type: GrantFiled: June 17, 2012Date of Patent: June 24, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Kumar Abhishek, Manmohan Rana, Samaksh Sinha
-
Patent number: 8689023Abstract: A digital logic controller for regulating a voltage of a SoC includes a first input for receiving a reference signal having a first property that is constant over a range of operating conditions of the SoC, and a second input for receiving a second signal that has a second property that is indicative of an operating condition of the SoC. The second property may vary over a range of operating conditions of the SoC. A comparator compares the first and second properties and the digital logic controller, based on the comparison, outputs to a regulation signal to a voltage regulator to regulate the voltage of the SoC at or near a target voltage that is higher than a minimum operating voltage of the SoC.Type: GrantFiled: October 17, 2011Date of Patent: April 1, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Sunny Gupta, Kumar Abhishek, Garima Sharda, Samaksh Sinha
-
Publication number: 20130339761Abstract: A power management circuit for managing power supplied to an electronic circuit by a core power supply. The electronic circuit includes digital and analog circuit domains and operates in POWER-ON, RUN and STANDBY modes. The power management circuit includes a master state machine that exchanges a handshake signal with the analog circuit domain to monitor the modes of operation and generates first and second configuration signals. The power management circuit enables and disables the analog circuit domain based on the first and second configuration signals. A switch connected to the core power supply and the digital circuit module enables and disables the digital circuit domain based on the second configuration signal.Type: ApplicationFiled: June 17, 2012Publication date: December 19, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Kumar Abhishek, Manmohan Rana, Samaksh Sinha
-
Publication number: 20130286751Abstract: A buffer and control circuit for a synchronous memory controller includes first and second differential comparators and control logic. The first differential comparator is provided with positive and negative differential input signals and the second differential comparator is provided with offset positive and negative differential input signals. The first and second differential comparators generate output signals based on magnitudes of the positive and negative differential input signals and the offset positive and negative differential input signals. The control logic generates a reference strobe signal based on the output signals.Type: ApplicationFiled: April 26, 2012Publication date: October 31, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Nitin Pant, Trong D. Nguyen, Samaksh Sinha
-
Publication number: 20130265094Abstract: A level shifter circuit for shifting voltage level of an input signal includes a supply voltage generation circuit, an inverter, and a cross-coupled latch. The supply voltage generation circuit generates a low-voltage supply using a high-voltage supply. The low-voltage supply is used by the inverter to generate an inverted input signal. The input signal and the inverted input signal are provided to the cross-coupled latch, which generates a level shifted output signal.Type: ApplicationFiled: April 5, 2012Publication date: October 10, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Samaksh Sinha, Sunny Gupta
-
Publication number: 20130207635Abstract: An electronic circuit includes a switchable circuit domain that operates in a RUN mode and a STANDBY mode and receives a supply current from a core power supply. A power regulator is connected between the core power supply and the switchable circuit domain to regulate the supply current provided to the switchable circuit domain when the electronic circuit is in the RUN mode. A capacitor is connected between the power regulator and ground and is charged by a refresh circuit when the electronic circuit is in the STANDBY mode. The refresh circuit maintains a voltage across the capacitor when the electronic circuit is in the standby mode, which reduces the time for the electronic circuit to transition from the STANDBY mode to the RUN mode.Type: ApplicationFiled: February 9, 2012Publication date: August 15, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Morthala V Narsi REDDY, Kushal KAMAL, Samaksh SINHA
-
Patent number: 8487805Abstract: An analog-to-digital converter (ADC) converts an analog input signal to a digital output signal by sampling an analog input signal to obtain an analog sample and then converting the analog sample to the digital output signal using a successive approximation algorithm. The method decreases ADC conversion time and increases ADC throughput.Type: GrantFiled: February 23, 2012Date of Patent: July 16, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Sunny Gupta, Kumar Abhishek, Kushal Kamal, Samaksh Sinha
-
Patent number: 8432201Abstract: A phase-locked loop (PLL) generates an oscillator signal based on an input reference signal. A voltage-to-current oscillator converts generates the oscillator signal based on a control. A charge pump circuit generates the charge pump current based on an error (feedback) signal. A low pass filter generates the control voltage based on the charge pump current. A capacitor is connected to an input terminal of the low pass filter that is charged to a voltage level of the control voltage by the low pass filter when the PLL is switched OFF. The voltage across the capacitor is buffered and fed back to the low pass filter when the PLL is switched ON, to reduce time taken by the VCO to generate the oscillator signal. The PLL is used in an electronic circuit to reduce the wake-up time of the electronic circuit.Type: GrantFiled: May 19, 2012Date of Patent: April 30, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Samaksh Sinha, Niti Gupta
-
Publication number: 20130093505Abstract: A digital logic controller for regulating a voltage of a SoC includes a first input for receiving a reference signal having a first property that is constant over a range of operating conditions of the SoC, and a second input for receiving a second signal that has a second property that is indicative of an operating condition of the SoC. The second property may vary over a range of operating conditions of the SoC. A comparator compares the first and second properties and the digital logic controller, based on the comparison, outputs to a regulation signal to a voltage regulator to regulate the voltage of the SoC at or near a target voltage that is higher than a minimum operating voltage of the SoC.Type: ApplicationFiled: October 17, 2011Publication date: April 18, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Sunny Gupta, Kumar Abhishek, Garima Sharda, Samaksh Sinha