Patents by Inventor San-Hong Kim
San-Hong Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8178948Abstract: An electrostatic discharge (ESD) protection circuit includes a substrate, and a plurality of unit bipolar transistors formed in the substrate. Each of the plurality of unit bipolar transistors may include a first-conductivity-type buried layer formed in the substrate, a first-conductivity-type well formed over the first-conductivity-type buried layer, a second-conductivity-type well formed in the first-conductivity-type well, a first-conductivity-type vertical doping layer vertically formed from the surface of the substrate to the first-conductivity-type buried layer so as to surround the first-conductivity-type well, and a first-conductivity-type doping layer and a second conductivity-type doping layer formed in the second-conductivity-type well. The first-conductivity-type doping layer of any one of the adjacent unit bipolar transistors and the first-conductivity-type vertical doping layer of another one of the adjacent unit bipolar transistors may be connected to each other.Type: GrantFiled: August 5, 2009Date of Patent: May 15, 2012Assignee: Dongbu HiTek Co., Ltd.Inventors: Jae-Young Park, Jong-Kyu Song, San-Hong Kim
-
Patent number: 8022480Abstract: Disclosed are a semiconductor device and a method for manufacturing the same. The semiconductor device includes at least two of first and second conductive-type high-voltage transistors and first and second conductive-type low-voltage transistors. The first conductive-type high-voltage transistor include a first conductive-type well in a semiconductor substrate, a device isolation film in the first conductive-type well, a gate pattern on the first conductive-type well, second conductive-type drift regions in the semiconductor substrate at opposite sides of the gate pattern, second conductive-type source and drain regions in the second conductive-type drift region, a pick-up region to receive a bias voltage, and a first latch-up inhibiting region under the pick-up region. Accordingly, it is possible to reduce and prevent latchup without using a double guard ring and to eliminate an additional process to form first and second latch-up inhibiting regions.Type: GrantFiled: October 1, 2009Date of Patent: September 20, 2011Assignee: Dongbu HiTek Co., Ltd.Inventors: San Hong Kim, Jong Min Kim
-
Patent number: 7833857Abstract: An ESD protecting circuit and a manufacturing method thereof are provided. The ESD protecting circuit includes a device isolation layer, first and second high-concentration impurity regions, a third high-concentration impurity region of a complementary type, first and second conductive wells, and a fourth conductive impurity region. The ESD protecting circuit is configured as a field transistor without a gate electrode, and the high breakdown voltage characteristics of the field transistor are lowered by implanting impurity ions, providing an ESD protecting circuit with a low breakdown voltage and low leakage current. Because the leakage current is reduced, the ESD protecting circuit can be used for an analog I/O device that is sensitive to current fluxes. Also, an N-type well may protect a junction of the field transistor.Type: GrantFiled: September 1, 2009Date of Patent: November 16, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: San Hong Kim
-
Publication number: 20100109083Abstract: Disclosed are a semiconductor device and a method for manufacturing the same. The semiconductor device includes at least two of first and second conductive-type high-voltage transistors and first and second conductive-type low-voltage transistors. The first conductive-type high-voltage transistor include a first conductive-type well in a semiconductor substrate, a device isolation film in the first conductive-type well, a gate pattern on the first conductive-type well, second conductive-type drift regions in the semiconductor substrate at opposite sides of the gate pattern, second conductive-type source and drain regions in the second conductive-type drift region, a pick-up region to receive a bias voltage, and a first latch-up inhibiting region under the pick-up region. Accordingly, it is possible to reduce and prevent latchup without using a double guard ring and to eliminate an additional process to form first and second latch-up inhibiting regions.Type: ApplicationFiled: October 1, 2009Publication date: May 6, 2010Inventors: San Hong Kim, Jong Min Kim
-
Publication number: 20100084711Abstract: An electrical device, including a semiconductor device such an electrostatic discharge protection semiconductor device, and a method for manufacturing the same. An electrostatic discharge protection semiconductor device may include a substrate and a gate in and/or over the substrate. The gate may be multi-layered, and may include a gate oxide layer and a gate electrode. An electrostatic discharge protection semiconductor device may include a source region formed in and/or over a predetermined area of the substrate on a side of the gate, and a plurality of drain regions which may be sequentially multi-layered in and/or over the substrate on an opposing side of the gate in a vertical direction. At least one drain region may be overlapped with the gate in a horizontal direction.Type: ApplicationFiled: August 21, 2009Publication date: April 8, 2010Inventors: Jong-Min Kim, Jong-Kyu Song, San-Hong Kim
-
Publication number: 20100044834Abstract: An electrostatic discharge (ESD) protection circuit includes a substrate, and a plurality of unit bipolar transistors formed in the substrate. Each of the plurality of unit bipolar transistors may include a first-conductivity-type buried layer formed in the substrate, a first-conductivity-type well formed over the first-conductivity-type buried layer, a second-conductivity-type well formed in the first-conductivity-type well, a first-conductivity-type vertical doping layer vertically formed from the surface of the substrate to the first-conductivity-type buried layer so as to surround the first-conductivity-type well, and a first-conductivity-type doping layer and a second conductivity-type doping layer formed in the second-conductivity-type well. The first-conductivity-type doping layer of any one of the adjacent unit bipolar transistors and the first-conductivity-type vertical doping layer of another one of the adjacent unit bipolar transistors may be connected to each other.Type: ApplicationFiled: August 5, 2009Publication date: February 25, 2010Inventors: Jae-Young Park, Jong-Kyu Song, San-Hong Kim
-
Publication number: 20090317949Abstract: An ESD protecting circuit and a manufacturing method thereof are provided. The ESD protecting circuit includes a device isolation layer, first and second high-concentration impurity regions, a third high-concentration impurity region of a complementary type, first and second conductive wells, and a fourth conductive impurity region. The ESD protecting circuit is configured as a field transistor without a gate electrode, and the high breakdown voltage characteristics of the field transistor are lowered by implanting impurity ions, providing an ESD protecting circuit with a low breakdown voltage and low leakage current. Because the leakage current is reduced, the ESD protecting circuit can be used for an analog I/O device that is sensitive to current fluxes. Also, an N-type well may protect a junction of the field transistor.Type: ApplicationFiled: September 1, 2009Publication date: December 24, 2009Inventor: San Hong KIM
-
Patent number: 7598538Abstract: An ESP protecting circuit and a manufacturing method thereof are provided. The ESP protecting circuit includes a device isolation layer, first and second high-concentration impurity regions, a third high-concentration impurity region of a complementary type, first and second conductive wells, and a fourth conductive impurity region. The ESD protecting circuit is configured as a field transistor without a gate electrode, and the high breakdown voltage characteristics of the field transistor are lowered by implanting impurity ions, providing an ESD protecting circuit with a low breakdown voltage and low leakage current. Because the leakage current is reduced, the ESD protecting circuit can be used for an analog I/O device that is sensitive to current fluxes. Also, an N-type well may protect a junction of the field transistor.Type: GrantFiled: August 11, 2006Date of Patent: October 6, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: San Hong Kim
-
Publication number: 20090140339Abstract: Disclosed is an electro-static discharge protection device. The electro-static discharge protection device can include a second conductive type epitaxial layer on a substrate; a second conductive type well on a first region above the second conductive type epitaxial layer; a first conductive type deep well in the second conductive type epitaxial layer between the second conductive type epitaxial layer and the second conductive type well; a plurality of active regions defined by a plurality of isolation layers above the second conductive type epitaxial layer; and a transistor and an ion implantation region in the active regions.Type: ApplicationFiled: October 28, 2008Publication date: June 4, 2009Inventor: San Hong Kim
-
Patent number: 7442640Abstract: Methods of manufacturing a semiconductor device including a high-voltage device region and a low-voltage device region are provided. An illustrated method includes forming, on a substrate, a gate pattern for a high-voltage device and a low-voltage device; implanting ions into opposite sides of the gate pattern, to form a lightly doped drain structure while implanting ions into a portion of the high-voltage device region under the same conditions as the low-voltage device region to form an electrostatic discharge protecting device region; forming a spacer at the side surface of the gate pattern; forming a source region and a drain source at field regions disposed at the opposite sides of the gate pattern, respectively; and forming a metal layer on the front surface of the substrate including the gate pattern.Type: GrantFiled: November 9, 2005Date of Patent: October 28, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: San Hong Kim
-
Publication number: 20080188054Abstract: Methods for fabricating polysilicon resistors or silicon diffused resistors and mask structures for use in said methods. In one example embodiment, a method of fabricating a resistor includes forming an insulating layer on a semiconductor substrate, forming a polysilicon pattern on the insulating layer, and implanting impurity on the polysilicon pattern through an impurity implantation mask. The mask includes one or more blocking patterns at a predetermined interval in a first direction. Each blocking pattern has a length in a second direction that is substantially orthogonal to the first direction. The length is longer than a width of the polysilicon pattern in the second direction.Type: ApplicationFiled: July 27, 2007Publication date: August 7, 2008Applicant: DONGBU HITEK CO., LTD.Inventors: Jong Min KIM, San Hong Kim
-
Publication number: 20080067615Abstract: A semiconductor device including at least one of: A well region formed by implanting impurities between isolation layers in a semiconductor substrate. A drift region formed at an upper portion of the well region. A gate pattern formed on the semiconductor substrate while overlapping with one side of the drift region. At least one STI (Shallow Trench Isolation) formed on the drift region, adjacent to the gate pattern.Type: ApplicationFiled: September 12, 2007Publication date: March 20, 2008Inventor: San-Hong Kim
-
Publication number: 20070145435Abstract: Embodiments relate to a MOS varactor and a method for manufacturing the same, in which an ion implantation process for adjusting a threshold voltage may be omitted so as to lower the surface density of an N type well, thereby expanding a tuning range. The MOS varactor may include a semiconductor substrate having an active area and a field area, in which an isolation layer is formed on the field area, an N type well formed at the active area of the semiconductor substrate, a gate insulating layer and a gate electrode formed at an upper side of the N type well, and an N type impurity area formed in the N type well at both sides of the gate electrode, wherein an impurity surface density of the N type well is in a range of 1016 atoms/cm3 to 1017 atoms/cm3.Type: ApplicationFiled: December 27, 2006Publication date: June 28, 2007Inventor: San Hong Kim
-
Publication number: 20060125050Abstract: Methods of manufacturing a semiconductor device including a high-voltage device region and a low-voltage device region are provided. An illustrated method includes forming, on a substrate, a gate pattern for a high-voltage device and a low-voltage device; implanting ions into opposite sides of the gate pattern, to form a lightly doped drain structure while implanting ions into a portion of the high-voltage device region under the same conditions as the low-voltage device region to form an electrostatic discharge protecting device region; forming a spacer at the side surface of the gate pattern; forming a source region and a drain source at field regions disposed at the opposite sides of the gate pattern, respectively; and forming a metal layer on the front surface of the substrate including the gate pattern.Type: ApplicationFiled: November 9, 2005Publication date: June 15, 2006Inventor: San Hong Kim
-
Patent number: 6697366Abstract: Ethernet controller memory management systems and methods for memory management for an ethernet controller are provided which allocate blocks of memory based on the amount of data contained in the received ethernet frame. A linked list structure of frame descriptors is utilized for establishing the sequential blocks of allocated memory for data storage, however, the data pointers indicating the starting location of each sequential block of memory are dynamically updated through the use of a frame link detector circuit and methodology which establishes the correct pointer address in a next frame descriptor field based on adding a calculated length of the received data to an initial starting point memory address for the current frame descriptor memory block. Accordingly, the amount of memory allocated to reflect a respective frame descriptor for a particular received frame is limited to the necessary amount of memory to store the length of data received in the respective frame.Type: GrantFiled: November 18, 1999Date of Patent: February 24, 2004Assignee: Samsung Electronics Co., Ltd.Inventor: San-Hong Kim
-
Patent number: 5929691Abstract: A mode setting circuit for a semiconductor memory device reduces power consumption and layout area by utilizing a complimentary pair of transistors to sense the state of a fuse. The fuse and complimentary pair of transistors are coupled in series between a power supply and ground. The gates of the transistors are coupled together to receive an input signal. An output signal is generated at a node between the pair of transistors. A latch is coupled to the node to latch the output signal. When the fuse is intact, the circuit generates the output signal responsive to the input signal. When the fuse is blown, the circuit maintains the output signal in a steady state.Type: GrantFiled: June 19, 1997Date of Patent: July 27, 1999Assignee: Samsung Eelectronics, Co., Ltd.Inventors: San-hong Kim, Seung-keun Lee