Patents by Inventor Saroj Pathak
Saroj Pathak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6809550Abstract: A programmable logic device (PLD) architecture includes a plurality of PLD single-bit logic cells. Each single bit logic cell is comprised of all CMOS logic devices including a programmable cell unit, a settable latch, a signal path with inverter, and an output logic gate. The single path is coupled to the cell unit, the settable latch, and the output logic gate to create a positive feedback loop to improve speed and noise immunity. Each single bit logic gate is a basic building block for a modular low power consumption, high speed, zero DC current, high noise immunity programmable logic device (PLD) which includes an array of word lines and bit lines arranged in rows and columns for addressing, an array of OR gates, and a plurality of output logic circuits.Type: GrantFiled: September 20, 2002Date of Patent: October 26, 2004Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Victor V. Nguyen, Harry H. Kuo
-
Publication number: 20040090820Abstract: Attaining low standby power consumption in SRAM cells by reducing the current leakage through the transistors when they are switched off. The reduction is accomplished by raising the grounding voltage of the transistors, thereby reducing the source-drain voltage differential across the transistors, and enhancing the current limiting body effect, which in turn results in leakage current reduction. The grounding voltage is raised by a diode or other current-independent voltage modification means, such as an added voltage supply.Type: ApplicationFiled: November 8, 2002Publication date: May 13, 2004Inventors: Saroj Pathak, James E. Payne
-
Publication number: 20040056679Abstract: A programmable logic device (PLD) architecture includes a plurality of PLD single-bit logic cells. Each single bit logic cell is comprised of all CMOS logic devices including a programmable cell unit, a settable latch, a signal path means, and an output logic gate. The signal-path means coupled to the cell unit, the settable latch, and the output logic gate to create a positive feedback loop to improve speed and noise immunity. Each single bit logic gate is a basic building block for a modular low power consumption, high speed, zero DC current, high noise immunity programmable logic device (PLD) which includes an array of word lines and bit lines arranged in rows and columns for addressing, an array of OR gates, and a plurality of output logic circuits.Type: ApplicationFiled: September 20, 2002Publication date: March 25, 2004Inventors: Saroj Pathak, James E. Payne, Victor V. Nguyen, Harry H. Kuo
-
Patent number: 6618289Abstract: A bit/column latch comprising a pair of first and second cross-coupled CMOS inverters. Each inverter of the pair comprises an NMOS transistor and a PMOS transistor. The first CMOS inverter has the source of its NMOS transistor coupled to ground via a control transistor and has its output connected to the associated bit line. When low voltage data intended for the associated memory cell appears on the bit line, the control transistor is barely turned on to weaken the NMOS transistor of the first inverter. This makes it easier for the data on the bit line to turn on the NMOS transistor of the second inverter so as to switch the bit latch from storing a ‘low’ to storing a ‘high’. In other words, the data bit from the bit line is loaded into the bit latch. After that, the control transistor is strongly turned on and therefore it becomes transparent to the latch. As a result, the latch is stable when the bit line later ramps up to a high programming level.Type: GrantFiled: October 29, 2001Date of Patent: September 9, 2003Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Harry H. Kuo
-
Publication number: 20030081448Abstract: A bit/column latch comprising a pair of first and second cross-coupled CMOS inverters. Each inverter of the pair comprises an NMOS transistor and a PMOS transistor. The first CMOS inverter has the source of its NMOS transistor coupled to ground via a control transistor and has its output connected to the associated bit line. When low voltage data intended for the associated memory cell appears on the bit line, the control transistor is barely turned on to weaken the NMOS transistor of the first inverter. This makes it easier for the data on the bit line to turn on the NMOS transistor of the second inverter so as to switch the bit latch from storing a ‘low’ to storing a ‘high’. In other words, the data bit from the bit line is loaded into the bit latch. After that, the control transistor is strongly turned on and therefore it becomes transparent to the latch. As a result, the latch is stable when the bit line later ramps up to a high programming level.Type: ApplicationFiled: October 29, 2001Publication date: May 1, 2003Inventors: Saroj Pathak, James E. Payne, Harry H. Kuo
-
Patent number: 6476785Abstract: A driver circuit for use in an array of picture elements in a liquid crystal display is capable of displaying one set of image data while receiving a second set of image data. A first select switch transistor responsive to a first select signal controls the coupling of a first image to a first storage capacitor. A second select switch transistor responsive to a second select signal controls the coupling of a second image to a second storage capacitor. The first storage capacitor may be selectively coupled to an output node by means of a first enable switch transistor responsive to a first enable signal. The second storage capacitor may be selectively coupled to the same output node by means of a second enable switch transistor responsive to a second enable signal. By proper manipulation of the switch transistors, one storage capacitor may be coupled to the output node while the other storage capacitor is isolated from the output node and receiving new image data.Type: GrantFiled: November 8, 1999Date of Patent: November 5, 2002Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne
-
Patent number: 6411549Abstract: A reference cell for use in a high speed sensing circuit includes a first sub-circuit and a second sub-circuit. The first sub-circuit has a structure similar to memory cells within odd number rows of a main memory array. The second sub-circuit has a structure similar to memory cells within even numbered rows of the main memory array. If a target cell within the main memory array lies within an odd numbered row, then the first sub-circuit is selected, and if the target cell lies within an even numbered row, then second sub-circuit is selected. Both of the first and second sub-circuits include a reference transistors having its control gate broken into two parts. A first part is a poly 1 layer and is separated from the channel region by a tunneling oxide. A second part is a metal or poly 2 layer over the first part and separated from the first part by a gate oxide. A via is used to connect the first part to the second part.Type: GrantFiled: June 21, 2000Date of Patent: June 25, 2002Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Jagdish Pathak
-
Patent number: 6320454Abstract: A voltage regulator circuit that receives an input signal and provides an output signal that is clamped at a specified voltage desired for an internal circuit. The disclosed voltage regulator circuit includes a plurality of subcircuits including a voltage tracking subcircuit in which the output voltage tracks the input voltage with no voltage drop when the input voltage starts to rise from zero volts. If the input voltage increases to a desired voltage level for the internal circuit, the voltage tracking subcircuit clamps the output voltage to remain at that voltage. If the input voltage further increases to a higher voltage, the voltage tracking subcircuit is disabled and one of a plurality of voltage maintaining subcircuit takes control so that the output voltage remains at the desired voltage for the internal circuit.Type: GrantFiled: June 1, 2000Date of Patent: November 20, 2001Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Harry H. Kuo
-
Patent number: 6140993Abstract: A circuit for transferring high voltage analog video signals while enabling the use of conventional low voltage logic levels includes a first transistor powered by a high voltage power source to bias a pass transistor at a high voltage level. The pass transistor receives a high voltage video signal and because of the high voltage bias is able to pass the video signal without attenuation of the signal due to feedthrough effects, thus preserving the fidelity of the video signal. A second transistor provides a ground potential which operates to turn OFF the pass transistor, thus disabling the transfer of the video signal therethrough. A third transistor operatively coupled to the first transistor operates to turn OFF the first transistor when the second transistor is in operation.Type: GrantFiled: June 16, 1998Date of Patent: October 31, 2000Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Glen A. Rosendale, Nianglamching Hangzo
-
Patent number: 6115305Abstract: A video chip includes test circuitry for detecting opens and shorts. The circuitry includes a series-connected chain of transistors and a test register. There is a circuit for the column lines and for the row lines. A bit pattern is driven onto the column or the row lines and received in the corresponding test circuitry. The pattern is read out and compared against the input pattern to detect faulty lines.Type: GrantFiled: June 15, 1999Date of Patent: September 5, 2000Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Glen A. Rosendale, Nianglamching Hangzo
-
Patent number: 5999038Abstract: A fuse circuit includes a fusible element and a feedback path which causes the circuit to behave as if the fusible element is fully blown even though the fusible element in fact is partially intact. While a partially intact fuse normally would result in a continuous drain of power, the feedback path cuts off the current flow through the partially intact fusible element.Type: GrantFiled: September 24, 1998Date of Patent: December 7, 1999Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne
-
Patent number: 5963496Abstract: A sense amplifier for use in a serial configuration memory includes multiple stages which are enabled and disabled in a controller manner, in response to a control pulse. The control pulse is produced every Nth period of an externally provided clock signal, the clock being used to clock out a bitstream representing the contents of the memory device. In a preferred embodiment, N such sense amps are utilized to read out in parallel fashion the N memory cells (bits) that constitute an accessed memory location. The sense amps are therefore active only of a period of time sufficient to read out a memory cell.Type: GrantFiled: April 22, 1998Date of Patent: October 5, 1999Assignee: Atmel CorporationInventors: Saroj Pathak, Glen A. Rosendale, James E. Payne, Nianglamching Hangzo
-
Patent number: 5946267Abstract: A serial configuration memory device comprises an architecture wherein the reading out of data and the outputting of the bitstream are performed in pipeline fashion. As a result, the device is capable of outputting a bitstream based solely on the frequency of an externally provided clock, and is not limited by the slower operating speed of the sense amp circuitry. A caching scheme is provided which allows the first byte to be pre-loaded during a reset cycle so that the device can immediately begin outputting the bitstream as soon as the reset cycle completes. In a preferred embodiment of the invention, the bitstream consists of serially accessed memory locations starting from memory location zero. In one variation, the bitstream can begin from a memory location other than memory location zero.Type: GrantFiled: November 25, 1997Date of Patent: August 31, 1999Assignee: Atmel CorporationInventors: Saroj Pathak, Glen A. Rosendale, James E. Payne, Nianglamching Hangzo
-
Patent number: 5936444Abstract: A power-on-reset circuit includes a first charging stage for building up a charge during power up. The rising voltage of the first charging stage is sensed and used to control means for charging up a second charging stage. When the second charging stage reaches a first voltage level, a circuit is tripped to pull the potential of the first to ground. The grounding of the first charging stage is fed back to the charging means which shuts off its power burning components and maintains the first voltage level at the second charging stage.Type: GrantFiled: November 25, 1997Date of Patent: August 10, 1999Assignee: Atmel CorporationInventors: Jagdish Pathak, Saroj Pathak, Glen A. Rosendale, James E. Payne, Nianglamching Hangzo
-
Patent number: 5917754Abstract: A memory device includes a memory cell whose data state is sensed by a sense amplifier. A balance amplifier having the same construction as the sense amplifier is utilized to sense a balance cell having the same construction as the memory cell. The balance cell is maintained in an erased (conductive) state. The balance cell is gated by the output of the sense amplifier. Such a device operates in a way to consume the same amount of power regardless of the data state of the memory cell. In one embodiment of the invention, a memory device consisting of a memory array includes a balance circuit associated with each of the sense amplifiers in the memory device. In another embodiment of the invention, a trim circuit is used to adjust the conductivity of the of the balance circuit. This allows the balance circuit to be fine tuned during manufacture to compensate for process variations, thus allowing the balance circuit to be matched to the memory cells.Type: GrantFiled: May 21, 1997Date of Patent: June 29, 1999Assignee: Atmel CorporationInventors: Saroj Pathak, Jagdish Pathak
-
Patent number: 5781469Abstract: An SRAM configures its bitline load structure to implement one of three different precharge schemes, none of which use an ATD circuit. The SRAM monitors its WRITE/READ pin and initiates a first precharging scheme when the SRAM is in a read mode. In the first precharging scheme, every complementary bitline pair is directly coupled to Vcc via a first pmos transistor which is permanently turned on, regardless of whether a memory cell is being read or not. Additionally, both true and false bitlines in every complementary bitline pair are coupled together via a pmos transistor as long as the SRAM remains in a read mode. When in a write mode, the second precharging scheme is initiated causing the second pmos transistor to be turned off and only the first pmos transistors remain active. Thus, all complementary bitline pairs which are not selected for a write operation are pulled up to Vcc by the first pmos transistors.Type: GrantFiled: January 24, 1997Date of Patent: July 14, 1998Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne
-
Patent number: 5731734Abstract: A zero power fuse circuit includes a latch means having two inputs, a first input being latched to ground and a second input being latched to V.sub.cc. The latch means is triggered either by a momentary contact of the first input to ground or by the momentary contact of the second input to V.sub.cc. A first embodiment includes two fuse element/capacitor pairs each coupled to one of the two inputs of the latch means. A second embodiment includes a pull-up transistor and a fuse element/capacitor pair, coupled to the first and second inputs respectively. A third embodiment includes a pull-down transistor and a fuse element/capacitor pair respectively coupled to the second and first inputs of the latch means.Type: GrantFiled: October 7, 1996Date of Patent: March 24, 1998Assignee: Atmel CorporationInventors: Jagdish Pathak, James E. Payne, Saroj Pathak
-
Patent number: 5680346Abstract: A non-volatile programmable circuit having programming and read bitlines, a non-volatile memory cell, and a read select transistor, and a method for its operation. The non-volatile memory cell is programmable through the programming bitline. The read select transistor is connected between the non-volatile memory cell and the read bitline. During read operation, the programming bitline is grounded and programmed information is readable onto the read bitline. During programming operation, the read bitline is grounded, and programmed information is programmable into the non-volatile memory cell for storage and retention.Type: GrantFiled: June 28, 1996Date of Patent: October 21, 1997Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne
-
Patent number: 5493244Abstract: A high voltage circuit includes a first switching device for supplying one of a high voltage (V.sub.pp) and a low voltage (V.sub.cc) to a controlled path that includes a series connection of a control p-channel transistor and a protection p-channel transistor. A high voltage detector is utilized to determine whether V.sub.pp or V.sub.cc is applied to the controlled path. The high voltage detector also establishes a protecting condition for the protection p-channel transistor during V.sub.pp operation. On the other hand, the detector establishes a non-protecting condition during V.sub.cc operation, thereby rendering the protecting p-channel transistor transparent to circuit performance. A signal input switches the control p-channel transistor between on and off states.Type: GrantFiled: January 13, 1994Date of Patent: February 20, 1996Assignee: Atmel CorporationInventors: Saroj Pathak, James E. Payne, Glen A. Rosendale
-
Patent number: 5473500Abstract: A protection circuit includes a first controlled path for discharging negative ESD pulses introduced at a signal node. The first controlled path is from the signal node to V.sub.cc via the source and drain electrodes of a first transistor. The gate of the transistor is at a soft ground by connection of the gate through a resistor and an inverter to a fixed voltage supply potential (V.sub.cc). A second controlled path discharges positive ESD pulses via source and drain regions of serially connected second and third transistors to ground. The second transistor has a gate tied at V.sub.cc by means of a resistor and inverter to ground. The third transistor is at soft ground by means of a resistor and inverter to V.sub.cc. The third transistor is turned on by a positive voltage exceeding the threshold voltage of the third transistor, but the second transistor prevents damage to the third transistor by limiting the voltage applied to the third transistor.Type: GrantFiled: January 13, 1994Date of Patent: December 5, 1995Assignee: Atmel CorporationInventors: James E. Payne, Saroj Pathak, Glen A. Rosendale